PCN Number:	201601250	nη			PCN Date: 01/2	28/2016
Customer Contact:	Title: Datasheet update DS90UH940-Q1/DS90UB940-Q1/DS90UH948-Q1/ DS90UB948-Q1					-
	PCN Manager		Dept:		Quality Servi	ces
Proposed 1 st Ship Da	te: 07/28	/20	10			
Change Type:			5 :	_	W (B (C)	
Assembly Site			Design	4	Wafer Bump Site	
Assembly Process	_		Data Sheet	4	Wafer Bump Mat	
Assembly Material		닏	Part number change	┽-	Wafer Bump Pro	cess
Mechanical Specifi		뷔	Test Site	4	Wafer Fab Site	:-1-
Packing/Shipping/	Labeling	Ш	Test Process	┽-	Wafer Fab Mater	
			DCN Detaile		Wafer Fab Proce	SS
			PCN Details			
Description of Chang			ited as summarized below.			
The following change h	istory provia	es 1	urtner details.		TEXAS INSTRUM	MENTS
SNLS478A – NOVEMBER 2014– REVI	SED JANUARY 2016				ww	w.ti.com
Changes from Original (Nove	ember 2014) to R	evis	ion A			Page
Added shared pins description on SPI pins						
Added shared pins description on GPIO pins						
Added shared pins description on D_GPIO pins						
Added shared pins descript	Added shared pins description on register only GPIO pins. Changed "Local register control only" to "I2C register control only".					
•	Added shared pins description on slave mode I2S pins					
	Added shared pins description on master mode I2S pins					
	Added legend on I/O TYPE					
•	Moved Storage Temperature Range from ESD to Absolute Maximum Ratings table					
	Added ESD Ratings table					
			E re-characterization			
			s to 50ns			
	Added Power Sequence section					
Deleted MODE, CSI LANE, REPLICATE columns in MODE_SEL0 table						
Deleted MODE column. Added (CSI PORT) to CSI_SEL column in MODE_SEL1 table						
Changed default value from "0" to "1" in register 0x01[2]						
Added description to register 0x01[1] "Registers which are loaded by pin strap will be restored to their original strap value when this bit is set. These registers show 'Strap' as their default value in this table."						
Added to 0x02[7] in Description column "A Digital reset 0x01[0] should be asserted after toggling Output Enable bit LOW to HIGH"						
Added "Loaded from remote SER" in register 0x07[7:1] function column						
	Changed signal detect bit to reserved in register 0x1C[1]					
Changed "0" to "0/1" in register RW column of 0x1C[1]						



DS90UB940-Q1

SNLS479A - NOVEMBER 2014-REVISED JANUARY 2016

www.ti.com

С	hanges from Original (November 2014) to Revision A	Page
	Added shared pins description on SPI pins	5
•	Added shared pins description on GPIO pins	6
•	Added shared pins description on D_GPIO pins	6
•	Added shared pins description on register only GPIO pins. Changed "Local register control only" to "I2C register control only".	ε
•	Added shared pins description on slave mode I2S pins	7
•	Added shared pins description on master mode I2S pins	7
•	Added legend on I/O TYPE	8
•	Moved Storage Temperature Range from ESD to Absolute Maximum Ratings table	9
•	Added ESD Ratings table	9
•	Changed IDD12Z limit from 11mA to 30mA per PE re-characterization	12
•	Changed Fast Plus Mode t _{SP} maximum from 20ns to 50ns	14
•	Added Power Sequence section	22
•	Deleted MODE, CSI LANE, REPLICATE columns in MODE_SEL0 table	39
•	Deleted MODE column. Added (CSI PORT) to CSI_SEL column in MODE_SEL1 table	39
•	Changed default value from "0" to "1" in register 0x01[2]	46
•	Added description to register 0x01[1] "Registers which are loaded by pin strap will be restored to their original strap value when this bit is set. These registers show 'Strap' as their default value in this table."	
•	Added to 0x02[7] in Description column "A Digital reset 0x01[0] should be asserted after toggling Output Enable bit LOW to HIGH"	
•	Added "Loaded from remote SER" in register 0x07[7:1] function column	48
•	Changed signal detect bit to reserved in register 0x1C[1]	51
•	Changed "0" to "0/1" in register RW column of 0x1C[1]	



DS90UH948-Q1

SNLS473A - OCTOBER 2014-REVISED JANUARY 2016

www.ti.com

C	hanges from Original (October 2014) to Revision A	Page
	Added shared pins description on SPI pins	5
•	Added shared pins description on GPIO pins	6
•	Added shared pins description on D_GPIO pins	6
•	Added shared pins description on register only GPIO pins. Changed "Local register control only" to "I2C register control only".	6
	Added shared pins description on slave mode I2S pins	7
	Added shared pins description on master mode I2S pins	
	Added legend on I/O TYPE	
	Moved Storage Temperature Range from ESD to Absolute Maximum Ratings table	
	Added ESD Ratings table	9
	Changed V _{OS} from 1.0V to 1.125V	12
	Changed V _{os} from 1.5V to 1.375V	
	Changed IDD12Z limit from 8mA to 30mA per PE re-characterization	12
	Changed Fast Plus Mode t _{SP} maximum from 20ns to 50ns	14
	Added Power Sequence section	19
	Added Image Enhancement Features section	44
•	Changed default value from "0" to "1" in register 0x01[2]	50
•	Added description to register 0x01[1] "Registers which are loaded by pin strap will be restored to their original strap value when this bit is set. These registers show 'Strap' as their default value in this table."	
•	Added to 0x02[7] in Description column "A Digital reset 0x01[0] should be asserted after toggling Output Enable bit LOW to HIGH"	
	Added "Loaded from remote SER" in register 0x07[7:1] function column	52
•	Changed signal detect bit to reserved	



DS90UB948-Q1

SNLS477A - OCTOBER 2014-REVISED JANUARY 2016

www.ti.com

С	hanges from Original (October 2014) to Revision A	Page
	Added shared pins description on SPI pins	5
•	Added shared pins description on GPIO pins	6
•	Added shared pins description on D_GPIO pins	6
•	Added shared pins description on register only GPIO pins. Changed "Local register control only" to "I2C register control only".	6
•	Added shared pins description on slave mode I2S pins	7
•	Added shared pins description on master mode I2S pins	7
•	Added legend on I/O TYPE	8
•	Moved Storage Temperature Range from ESD to Absolute Maximum Ratings table	9
•	Added ESD Ratings table	9
•	Changed Vos from 1.0V to 1.125V	12
•	Changed V _{os} from 1.5V to 1.375V	12
•	Changed IDD12Z limit from 8mA to 30mA per PE re-characterization	12
•	Changed Fast Plus Mode t _{SP} maximum from 20ns to 50ns	14
•	Added Power Sequence section	19
	Added Image Enhancement Features section	44
•	Changed default value from "0" to "1" in register 0x01[2]	50
•	Added description to register 0x01[1] "Registers which are loaded by pin strap will be restored to their original strap value when this bit is set. These registers show 'Strap' as their default value in this table."	
•	Added to 0x02[7] in Description column "A Digital reset 0x01[0] should be asserted after toggling Output Enable bit LOW to HIGH"	
•	Added "Loaded from remote SER" in register 0x07[7:1] function column	52
•	Changed signal detect bit to reserved	

The datasheet number will be changing.

Device Family	Change From:	Change To:
DS90UH940-Q1	SNLS478	SNLS478A
DS90UB940-Q1	SNLS479	SNLS479A
DS90UH948-Q1	SNLS473	SNLS473A
DS90UB948-Q1	SNLS477	SNLS477A

These changes may be reviewed at the datasheet links provided.

http://www.ti.com/product/ds90uh940-q1

http://www.ti.com/product/ds90ub940-q1

http://www.ti.com/product/ds90uh948-q1

http://www.ti.com/product/ds90ub948-q1

Reason for Change:

To more accurately reflect device characteristics.

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

Electrical specification performance changes as indicated above.

Changes to product identification resulting from this PCN:

None.

Product Affected:

D:	S90UB940TNKDRQ1	DS90UB948TNKDRQ1	DS90UH940TNKDRQ1	DS90UH948TNKDRQ1
D:	S90UB940TNKDTQ1	DS90UB948TNKDTQ1	DS90UH940TNKDTQ1	DS90UH948TNKDTQ1

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
Japan	PCNJapanContact@list.ti.com