

Sample &

Buv





SNVS192C-OCTOBER 2002-REVISED NOVEMBER 2015

Support &

Community

29

LP3992 Micropower 1.5-V CMOS Voltage Regulator With Shutdown Control

Technical

Documents

1 Features

- Input Voltage: 1.9 V to 5.2 V
- Operation From a Low Input Voltage: 1.9 V
- Accurate Output Voltage: 1.5 V ± 0.09 V
- Quiescent Current in Shutdown: < 1.5 μA
- Stable With an Output Capacitor: 1 µF
- Ensured Output Current: 30 mA
- Low Output Voltage Noise: 300 μV_{RMS}
- Low Quiescent Current: 29-µA Typical
- Stable With a Ceramic Capacitor
- Logic Controlled Enable
- Fast Turnon and Turnoff
- Thermal-Overload and Short-Circuit Protection
- –40°C to +125°C Junction Temperature Range

2 Applications

- GSM Portable Phones
- CDMA Cellular Handsets
- Wideband CDMA Cellular Handsets
- Bluetooth Devices
- Portable Information Appliances

3 Description

Tools &

Software

The LP3992 regulator is designed to meet the requirements of portable, battery-powered systems providing an accurate output voltage, low noise, and low quiescent current. Battery life is prolonged by the ability of the LP3992 to provide a 1.5-V output from the low input voltage of 1.9 V. Additionally, when switched to a shutdown mode via a logic signal at the enable (EN) pin, the power consumption is reduced to virtually zero. The LP3992 also features short-circuit and thermal-shutdown protection.

The LP3992 is designed to be stable with spacesaving ceramic capacitors as small as 1 μ F. Performance is specified for a -40°C to +125°C temperature range.

For output voltages other than 1.5 V, and for additional package options, contact TI.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
LP3992	SOT-23 (5)	2.90 mm × 1.60 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Table of Contents

1	Fea	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics5
	6.6	Timing Requirements5
	6.7	Typical Characteristics7
7	Para	ameter Measurement Information
	7.1	Input Test Signals9
8	Deta	ailed Description 10
	8.1	Overview

	8.2	Functional Block Diagram	10
	8.3	Feature Description	11
	8.4	Device Functional Modes	11
9	App	lication And Implementation	12
	9.1	Application Information	12
	9.2	Typical Application	12
10	Pow	ver Supply Recommendations	15
11	Lay	out	15
		Layout Guidelines	
	11.2	Layout Example	15
12	Dev	ice and Documentation Support	16
	12.1	Documentation Support	16
		Community Resources	
		Trademarks	
	12.4	Electrostatic Discharge Caution	16
	12.5		16
13		hanical, Packaging, and Orderable	
	Info	rmation	16

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (February 2013) to Revision C Pag	je
•	Added Device Information and Pin Configuration and Functions sections, ESD Ratings and Thermal Information tables, Feature Description, Device Functional Modes, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections; update pin names from Vin to IN; Vout to OUT; Cout to CAP and SD to EN	1
•	Deleted lead temperature from Abs Max table - it is in POA	4
•	Added updated thermal information	4

Cł	hanges from Revision A (May 2004) to Revision B P	'age
•	Changed layout of National Data Sheet to TI format	. 11

Product Folder Links: LP3992

2



www.ti.com



LP3992 SNVS192C-OCTOBER 2002-REVISED NOVEMBER 2015

5 Pin Configuration and Functions



Pin Functions

PIN		ТҮРЕ	DESCRIPTION	
NO.	NAME	ITPE	DESCRIPTION	
1	IN	Input	Voltage supply input	
2	GND	Ground	Common ground	
3	EN	Input	Shutdown input — disables the regulator when \leq 0.4 V, enables the regulator when \geq 1.15 V.	
4	CAP	Output	Output capacitor connection. Internally connected to V_{OUT} connection. This is the recommended device connection for the 1- μ F output capacitor to ensure a stable output.	
5	OUT	Output	Voltage output. Connect this output to the load circuit.	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) $^{(1)(2)(3)}$

	MIN	MAX	UNIT
Input voltage	-0.3	6.5	V
Output voltage	-0.3 to (V _{IN} + 0.3)	6.5	V
Shutdown input voltage	-0.3	6.5	V
Maximum power dissipation		568	mW
Junction temperature		150	°C
Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to the potential at the GND pin.

(3) If Military/Aerospace specified devices are required, contact the TI Sales Office/Distributors for availability and specifications.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	discharge	Machine model	±200	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	NOM MAX	UNIT
Input voltage	1.9	5.2	V
Shutdown input voltage	0	6	V
Junction temperature	-40	125	°C
Power dissipation at 25°C		454	mW

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. For ensured performance limits and associated test conditions, see Electrical Characteristics.

6.4 Thermal Information

		LP3992	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	170.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	124.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17.6	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	30.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Unless otherwise noted, $V_{EN} = 1.15$, $V_{IN} = V_{OUT} + 1$ V, $C_{IN} = 1$ µF, $I_{OUT} = 1$ mA, $C_{OUT} = 1$ µF; typical values and limits apply for $T_J = 25^{\circ}$ C, and minimum and maximum limits apply over the full temperature range for operation, -40° C to $+125^{\circ}$ C.⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IN}	Input voltage	$T_J = 25^{\circ}C$	1.9		5.2	mV	
	Output voltage tolerance	Over full line and load regulation.	-90		90	mV	
ΔV _{OUT}	Line regulation error	$V_{IN} = (V_{OUT(NOM)} + 1 V)$ to 5.2 V, $I_{OUT} = 1 mA$	-0.27		0.27	%/V	
	Load regulation error	I _{OUT} = 1 mA to 30 mA		100	220	µV/mA	
I _{LOAD}	Load current	See ⁽²⁾ and ⁽³⁾	0			μA	
		V _{EN} = 1.15 V, I _{OUT} = 0 mA		26	50		
lq	Quiescent current	V _{EN} = 1.15 V, I _{OUT} = 30 mA		29	50	μA	
		V _{EN} = 0.4 V		0.003	1.5		
I _{SC}	Short-circuit current limit	See ⁽⁴⁾		90		mA	
	Power Supply Rejection Ratio	$f = 1 \text{ kHz}, I_{OUT} = 30 \text{ mA}$		40		dB	
PSRR		f = 20 kHz, I _{OUT} = 30 mA		30			
E _{EN}	Output noise voltage ⁽³⁾	BW = 10 Hz to 100 kHz, V_{IN} = 4.2 V		300		μV _{RMS}	
Ŧ	Thermal shutdown temperature			160		*0	
T _{SHUTDOWN}	Thermal shutdown hysteresis			20		°C	
ENABLE CO	ONTROL CHARACTERISTICS	·					
I _{EN}	Maximum input current at EN input	V_{EN} = 0 V and V_{IN} = 5.2 V		0.001		μA	
V _{IL}	Low input threshold	V _{IN} = 1.8 V to 5.2 V			0.4	V	
V _{IH}	High input threshold	V _{IN} = 1.8 V to 5.2 V	1.15			V	
Turnelant	Line transient response $ \delta V_{OUT} $	$T_{rise} = T_{fall} = 10 \ \mu S^{(3)}$			60		
Transient response	Load transient response $ \delta V_{OUT} $	$T_{rise} = T_{fall} = 1 \ \mu S$ $I_{OUT} = 100 \ \mu A \text{ to 5 mA}^{(3)}$			60	mV	

(1) All limits are ensured. All electrical characteristics having room-temperature limits are tested during production at T_J = 25°C or correlated using Statistical Quality Control methods. Operation over the temperature specification is specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

The device maintains the regulated output voltage without the load.

(3) This electrical specification is specified by design.

Short-circuit current is measured on the input supply line at the point when the short-circuit condition reduces the output voltage to 95% (4) of its nominal value.

6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
t _{ON1}	Turnon time $^{(1)}$, 50% to 85% of V _{OUT(NOM)} $^{(2)}$			15	μs
t _{ON2}	Turnon time $^{(1)}$ to 95% level $^{(3)}$		40		μs
t _{OFF1}	Turnoff time $^{(1)}$, 85% to 50% of V $_{OUT(NOM)}$ $^{(4)}$				μs
t _{OFF2}	Turnoff time $^{(1)}$, 95% to 5% level $^{(5)}$		40	15	μs

This electrical specification is ensured by design. (1)

Time for V_{OUT} to rise from 50% to 85% of $V_{OUT(NOM)}$ (Figure 1). (2)

Time from V_{EN} = 1.15 V to V_{OUT} = 95% (V_{OUT(NOM)}) (Figure 1). Time for V_{OUT} to fall from 85% to 50% of V_{OUT(NOM)} (Figure 1). Time from V_{EN} = 0.4 V to V_{OUT} = 5% (V_{OUT(NOM)} (Figure 1). (3)

(4)

(5)





Figure 1. t_{ON} and t_{OFF} Timing Diagram



6.7 Typical Characteristics

Unless otherwise specified, $C_{IN} = C_{OUT} = 1 - \mu F$ ceramic, $V_{IN} = 2.8$ V, $T_A = 25^{\circ}C$, EN pin is tied to V_{IN} .



Typical Characteristics (continued)



8



7 Parameter Measurement Information

7.1 Input Test Signals



Figure 13. Line Transient Input Test Signal



Figure 14. PSRR Input Test Signal



8 Detailed Description

8.1 Overview

The LP3992 device is a CMOS voltage regulator with a low-input operating-voltage tolerance. Key protection circuits, including thermal-overload and short-circuit protection, are integrated in the device. Using the EN pin, the device may be controlled to provide a SHUTDOWN state, in which negligible supply current is drawn. The LP3992 is designed to be stable with space-saving ceramic capacitors.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Shutdown and Enable

The LP3992 may be switched ON or OFF by a logic input at the EN pin. A high voltage at the EN pin turns the device on. A low voltage on the EN pin will disable the regulator, and will activate the fast turnoff circuitry to discharge the output capacitance. When the regulator is disabled the device typically consumes 3 nA.

If the application does not require the EN feature, the EN pin must be tied to V_{IN} to keep the regulator output permanently on.

To ensure proper operation, the signal source used to drive the EN input must be able to swing above and below the specified turnon or turnoff voltage thresholds listed in the *Electrical Characteristics* under V_{IL} and V_{IH} .

8.3.2 Fast Turnon and Turnoff

The controlled shutdown feature of the device provides a fast turn off by discharging the output capacitor via an internal FET device. This discharge is current limited by the RDS_{ON} of this switch. Fast turnon is ensured by control circuitry within the reference block allowing a very fast ramp of the output voltage to reach the target voltage.

8.4 Device Functional Modes

8.4.1 Enable Operation

The LP3992 may be switched ON or OFF by a logic input at the EN pin. A high voltage at the EN pin turns the device on. A low voltage on the EN pin will disable the regulator, and will activate the fast turnoff circuitry to discharge the output capacitance. When the regulator is disabled the device typically consumes 3 nA.

If the application does not require the EN feature, the EN pin should be tied to V_{IN} to keep the regulator output permanently on.

To ensure proper operation, the signal source used to drive the EN input must be able to swing above and below the specified turnon or turnoff voltage thresholds listed in the *Electrical Characteristics* under V_{IL} and V_{IH} .



9 Application And Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LP3992 can provide 30-mA output current with 1.9-V to 5.2-V input. It is stable with 1- μ F ceramic input and output capacitors. Typical output noise is 300 μ V_{RMS} at frequencies from 10 Hz to 100 kHz. Typical power supply rejection is 40 dB at 1 kHz.

9.2 Typical Application



Figure 15. LP3992 Typical Application

9.2.1 Design Requirements

For typical CMOS voltage regulator applications, use the parameters listed in Table 1.

DESIGN PARAMETER	EXAMPLE VALUE
Minimum input voltage	1.9 V
Output voltage	1.5 ± 0.09 V
Output current	30 mA

9.2.2 Detailed Design Procedure

9.2.2.1 External Capacitors

In common with most regulators, the LP3992 requires external capacitors for regulator stability. The device is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.



9.2.2.2 Input Capacitor

LP3992

SNVS192C-OCTOBER 2002-REVISED NOVEMBER 2015

An input capacitor is required for stability. It is recommended that a 1-µF capacitor be connected between the LP3992 IN pin and ground (this capacitance value may be increased without limit).

This capacitor must be located a distance of not more than 1 cm from the IN pin and returned to a clean analog ground. Any good-quality ceramic, tantalum, or film capacitor may be used at the input.

NOTE

Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be ensured by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the equivalent series resistance (ESR) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain \approx 1 µF over the entire operating temperature range.

9.2.2.3 Output Capacitor

The LP3992 is designed specifically to work with very small ceramic output capacitors. A 1- μ F ceramic capacitor (dielectric types Z5U, Y5V or X7R) with ESR from 5 m Ω to 500 m Ω , is suitable in the LP3992 application circuit.

For this device the output capacitor should be connected between the CAP pin and ground. It is also possible to connect the output capacitor directly to the OUT pin. In this case the CAP pin must be left open-circuit or tied directly to the OUT pin.

Tantalum or film capacitors may also be used at the device output, CAP (or OUT), but these are not as attractive for reasons of size and cost (see *Capacitor Characteristics*).

The output capacitor must meet the requirement for the minimum value of capacitance and also have an ESR value that is within the 5-m Ω to 500-m Ω range for stability.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{OUT}		Capacitance ⁽¹⁾	0.7	1		μF
	Output capacitor	ESR	5		500	mΩ

Table 2. Recommended Output Capacitor

(1) The capacitor tolerance should be ±30% or better over the temperature range. The recommended capacitor type is X7R however, dependant on the application X5R, Y5V, and Z5U can also be used.

9.2.2.4 No-Load Stability

The LP3992 will remain stable and in regulation with no external load. This is an important consideration in some circuits, for example CMOS RAM keep-alive applications.

9.2.2.5 Capacitor Characteristics

The LP3992 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer. For capacitance values in the 1- μ F to 4.7- μ F range, ceramic capacitors are the smallest, least expensive, and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1- μ F ceramic capacitor is in the 20-m Ω to 40-m Ω range that easily meets the ESR requirement for stability for the LP3992.

The temperature performance of ceramic capacitors varies by type. Most large-value ceramic capacitors ($\geq 2.2 \ \mu$ F) are manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within ±15% over the temperature range.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the $1-\mu$ F to $4.7-\mu$ F range.

Copyright © 2002–2015, Texas Instruments Incorporated

LP3992 SNVS192C-OCTOBER 2002-REVISED NOVEMBER 2015

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. Also, the ESR of a typical tantalum increases about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

9.2.2.6 Power Dissipation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the device, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die and ambient air (see Equation 1).

$$T_{A(MAX)} = T_{J(MAX-OP)} - (P_{D(MAX)} \times R_{\theta JA})$$
(1)

The allowable power dissipation for the device in a given package can be calculated:

$$P_{\rm D} = T_{\rm J(MAX)} - T_{\rm A} / R_{\rm \theta JA}$$
(2)

The actual power dissipation across the device can be represented by Equation 3:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(3)

This establishes the relationship between the power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. Equation 2 and Equation 3 must be used to determine the optimum operating conditions for the device in the application.

This thermal resistance ($R_{\theta,IA}$) is highly dependent on the heat-spreading capability of the particular PCB design and therefore varies according to the total copper area, copper weight, and location of the planes. The R_{0JA} recorded in Thermal Information is determined by the specific EIA/JEDEC JESD51-7 standard for PCB and copper-spreading area and is to be used only as a relative measure of package thermal performance. For a welldesigned thermal layout, R_{BJA} is actually the sum of the SOT-23 package junction-to-board thermal resistance $(R_{A,B})$ plus the thermal resistance contribution by the PCB copper area acting as a heatsink.

9.2.2.7 Estimating Junction Temperature

The EIA/JEDEC standard recommends the use of psi (Ψ) thermal characteristics to estimate the junction temperatures of surface mount devices on a typical PCB board application. These characteristics are not true thermal resistance values, but rather package specific thermal characteristics that offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of copper-spreading area. The key thermal characteristics (Ψ_{JT} and Ψ_{JB}) are given in *Thermal Information* and are used in accordance with Equation 4 or Equation 5.

$$T_{J(MAX)} = T_{TOP} + (\Psi_{JT} \times P_{D(MAX)})$$

where

- P_{D(MAX)} is explained in Equation 2
- T_{TOP} is the temperature measured at the center-top of the device package.

 $T_{J(MAX)} = T_{BOARD} + (\Psi_{JB} \times P_{D(MAX)})$

where

- $P_{D(MAX)}$ is explained in Equation 2.
- T_{BOARD} is the PCB surface temperature measured 1-mm from the device package and centered on the package edge.

For more information about the thermal characteristics Ψ_{JT} and Ψ_{JB} , see TI Application Report Semiconductor and IC Package Thermal Metrics (SPRA953); for more information about measuring T_{TOP} and T_{BOARD}, see the TI Application Report Using New Thermal Metrics (SBVA025); and for more information about the EIA/JEDEC JESD51 PCB used for validating R_{0JA}, see the TI Application Report Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs (SZZA017). Aforementioned application notes are available at www.ti.com.

www.ti.com

(4)

(5)



9.2.3 Application Curves



10 Power Supply Recommendations

The LP3992 is designed to operate from an input voltage supply range from 1.9 V to 5.2 V.

11 Layout

11.1 Layout Guidelines

The dynamic performance of the LP3992 is dependent on the layout of the PCB. PCB layout practices that are adequate for typical LDOs may degrade the PSRR, noise, or transient performance of the device.

Best performance is achieved by placing C_{IN} and C_{OUT} on the same side of the PCB as the LP3992 and as close as is practical to the package. The ground connections for C_{IN} and C_{OUT} must be routed back to the LP3992 GND pin using as wide and as short a copper trace as is practical.

Avoid layout connections that have any combination of long trace length, narrow trace width, or vias. These add parasitic inductances and resistance that result in inferior performance, especially during transient conditions.

11.2 Layout Example



Figure 18. LP3992 Layout Example

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- TI Application Report Semiconductor and IC Package Thermal Metrics (SPRA953)
- TI Application Report Using New Thermal Metrics (SBVA025)
- TI Application Report Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs (SZZA017)

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LP3992IMFX-1.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFHB	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are	nominal
-----------------	-----	---------

Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3992IMFX-1.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

21-Oct-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP3992IMFX-1.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated