ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari

Octal 3-State Noninverting Bus Transceiver with LSTTL Compatible Inputs High-Performance Silicon-Gate CMOS

The MC74HCT245A is identical in pinout to the LS245. This device may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

The MC74HCT245A is a 3-state noninverting transceiver that is used for 2-way asynchronous communication between data buses. The device has an active-low Output Enable pin, which is used to place the I/O ports into high-impedance states. The Direction control determines whether data flows from A to B or from B to A.

Features

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 4.5 V to 5.5 V
- Low Input Current: 1.0 µA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 304 FETs or 76 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant





Design Criteria	Value	Units
Internal Gate Count*	76	ea
Internal Gate Propagation Delay	1.0	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	0.005	рJ

*Equivalent to a two-input NAND gate.

FUNCTION TABLE

Control Inputs		
Output Enable Direction		Operation
L	L	Data Transmitted from Bus B to Bus A
L	Н	Data Transmitted from Bus A to Bus B
Н	Х	Buses Isolated (High-Impedance State)
X = Don't Care		



ON Semiconductor®

http://onsemi.com



PIN ASSIGNMENT

			•
DIRECTION [1●	20] v _{cc}
A1 [2	19	OUTPUT ENABLE
A2 [3	18] B1
A3 [4	17] в2
A4 [5	16] вз
A5 [6	15] В4
A6 [7	14] B5
A7 [8	13] В6
A8 [9	12] в7
GND [10	11] В8
			-

ORDERING INFORMATION

See detailed ordering, shipping information, and marking information in the package dimensions section on page 6 of this data sheet.

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V_{CC} + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V_{CC} + 0.5	V
l _{in}	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	± 35	mA
I _{CC}	I _{CC} DC Supply Current, V _{CC} and GND Pins		mA
P _D	Power Dissipation in Still Air, PDIP† SOIC Package† TSSOP Package†	750 500 450	mW
T _{stg}	T _{stg} Storage Temperature		°C
ΤL	Lead Temperature, 1 mm from Case for 10 Secs (PDIP, SOIC, SSOP or TSSOP Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	nbol Parameter		Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	T _A Operating Temperature, All Package Types		+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS	(Voltages Referenced to GND)
-------------------------------	------------------------------

				Gu	aranteed l	.imit	
Symbol	Parameter	Test Conditions	V _{CC} V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \; V \; or \; V_{CC} - 0.1 \; V \\ \left I_{out} \right \; \leq \; 20 \; \mu A \end{array} \label{eq:Vout}$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V _{IL}	Maximum Low-Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \; V \; or \; V_{CC} - 0.1 \; V \\ \left I_{out}\right \; \leq \; 20 \; \mu A \end{array} \label{eq:Vout}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V _{OH}	Minimum High-Level Output Voltage	$ \begin{aligned} V_{in} &= V_{IH} \text{ or } V_{IL} \\ \left I_{out} \right &\leq 20 \ \mu A \end{aligned} $	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		$ V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$	4.5	3.98	3.84	3.7	
V _{OL}	Maximum Low-Level Output Voltage		4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		$ V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$	4.5	0.26	0.33	0.4	
l _{in}	Maximum Input Leakage Current	$V_{in} = V_{CC}$ or GND, Pins 1 or 19	5.5	± 0.1	± 1.0	± 1.0	μA
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or } GND$ $I_{out} = 0 \ \mu A$	5.5	4.0	40	160	μΑ
I _{OZ}	Maximum Three-State Leakage Current	Output in High–Impedance State $V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or GND, I/O Pins}$	5.5	± 0.5	± 5.0	± 10	μA
ΔI_{CC}	Additional Quiescent Supply Current	V _{in} = 2.4 V, Any One Input		≥ -55° (C 25°	C to 125°C	
	Guirent	$V_{in} = V_{CC}$ or GND, Other Inputs $I_{out} = 0 \ \mu A$	5.5	2.9		2.4	mA

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V \pm 10%, C_L = 50 pF, Input t_{f} = t_{f} = 6.0 ns)

			aranteed Li	mit	
Symbol	Parameter	– 55 to 25°C	≤ 85 °C	≤ 125°C	Unit
t _{PLH} , t _{PHL}			28	33	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Direction or Output Enable to A or B (Figures 3 and 5)	30	36	42	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Output Enable to A or 8 (Figures 3 and 5)	30	36	42	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time. any Output (Figures 2 and 4)	12	15	18	ns
C _{in}	Maximum Input Capacitance (Pin 1 or 19)	10	10	10	pF
C _{out}	Maximum Three-State I/O Capacitance, (I/O in High-Impedance State)	15	15	15	pF
		i			

		Typical @ 25°C, V _{CC} = 5.0 V		
C _{PD}	Power Dissipation Capacitance (Per Enabled Output)*	97	pF	
				-

* Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

SWITCHING WAVEFORMS







Figure 3.



Figure 4.

Figure 5. Test Circuit



Figure 6. Expanded Logic Diagram

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74HCT245ANG	PDIP-20 (Pb-Free)	18 Units / Rail
MC74HCT245ADWG	SOIC-20 (Pb-Free)	38 Units / Rail
MC74HCT245ADWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel
MC74HCT245ADTG	TSSOP-20*	75 Units / Rail
MC74HCT245ADTR2G	TSSOP-20*	2500 / Tape & Reel
MC74HCT245AFELG	SOEIAJ-20 (Pb-Free)	2000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*These packages are inherently Pb-Free.

MARKING DIAGRAMS



G or • = Pb-Free Package (Note: Microdot may be in either location)

PACKAGE DIMENSIONS

PDIP-20 **N SUFFIX** PLASTIC DIP PACKAGE CASE 738-03 ISSUE E



10V	DTES:					
1.	DIME	NSIONIN	g and to	DLERANC	ING PER	ANSI
	Y14.5	M, 1982.				
2.	2. CONTROLLING DIMENSION: INCH.					
3.	DIME	NSION L	TO CENT	ER OF LE	AD WHEN	1
	FORM	/IED PAR/	ALLEL.			
4.	DIME	NSION B	DOES NO	ot inclui	DE MOLD	
	FLAS	H.				
						1
	INCHES MILLIMETERS					
	DIM	MIN	MAX	MIN	MAX	
	Α	1.010	1.070	25.66	27.17	
	В	0.240	0.260	6.10	6.60	
	С	0.150	0.180	3.81	4.57	
	D	0.015	0.022	0.39	0.55	
	Е	0.050	BSC	1.27	BSC	
	F	0.050	0.070	1.27	1.77	
	G	0.100	BSC	2.54	BSC	
	J	0.008	0.015	0.21	0.38	
	K 0.110 0.140 2.80 3.55					
	L	0.300 BSC 7.62 BSC				
	М	0 °	15°	0°	15°	
	Ν	0.020	0.040	0.51	1.01	

SOIC-20W **DW SUFFIX** CASE 751D-05 **ISSUE G**



NOTES:

- NOTES:
 IDMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALLS BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.35	2.65		
A1	0.10	0.25		
В	0.35	0.49		
С	0.23	0.32		
D	12.65	12.95		
Е	7.40	7.60		
е	1.27	BSC		
Н	10.05	10.55		
h	0.25	0.75		
L	0.50	0.90		
θ	0 °	7 °		

PACKAGE DIMENSIONS

TSSOP-20 DT SUFFIX CASE 948E-02 ISSUE C



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	6.40	6.60	0.252	0.260	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Η	0.27	0.37	0.011	0.015	
ſ	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
Κ	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
Г	6.40 BSC		0.252 BSC		
М	0°	8°	0 °	8°	



PACKAGE DIMENSIONS

SOEIAJ-20 **F SUFFIX** CASE 967-01 **ISSUE A**



е

 \oplus



DETAIL P





NOTES:

1. DIMENSIONING AND ... Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. DIMENSIONS D AND E DO NOT INCLUDE DIMENSIONING AND TOLERANCING PER ANSI

MOLD FLASH OR PROTRUSIONS AND ARE

MEASURED AT THE PARTING LINE, MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT

5 INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER BADIUS OR THE FOOT MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.15	0.25	0.006	0.010
D	12.35	12.80	0.486	0.504
Е	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
Μ	0 °	10 °	0 °	10 °
Q ₁	0.70	0.90	0.028	0.035
Z		0.81		0.032

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC obsent or any liability nor the rights of others. SCILIC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications are specified to the SCILIC of the S intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative