# **HSDL-3203** Small Profile Package IrDA® Data Compliant Low Power 115.2 kbit/s Infrared Transceiver

# **Data Sheet**

### Description

The HSDL-3203 is a miniature low cost infrared transceiver module that provides the interface between logic and infrared (IR) signals for through air, serial, half-duplex IR data link. The module is compliant to IrDA Physical Layer Specifications version 1.4 Low Powerfrom 9.6 kbit/s to 115.2 kbit/s with extended link distance and it is IEC 825-Class 1 eye safe.

The HSDL-3203 can be shutdown completely to achieve very low power consumption. In the shutdown mode, the PIN diode will be inactive and thus producing very little photocurrent even under very bright ambient light. Such features are ideal for battery operated handheld products.

# 

#### Features

- Fully compliant to IrDA 1.4 low power specification from 9.6 kbit/s to 115.2 kbit/s
- Low power operation at extended link distance of 50 cm
- · Miniature package
  - Height: 1.95 mm
  - Width: 8.00 mm
  - Depth: 3.10 mm
- Guaranteed temperature performance, -20 to +70°C
  Critical parameters are guaranteed over temperature and supply voltage
- Low power consumption
  - Low shutdown current (10 nA typical)
  - Complete shutdown of TXD, RXD, and PIN diode
- Withstands > 100 mV<sub>p-p</sub> power supply ripple typically
- V<sub>cc</sub> supply 2.7 to 3.6 volts
- Integrated EMI shield
- LED stuck-high protection
- Designed to accommodate light loss with cosmetic windows
- IEC 825-Class 1 Eye Safe
- Lead-free and RoHS Compliant

#### Applications

- Mobile telecom
  - Mobile phones
  - Pagers
  - Smart phone
- Data communication
  - PDAs
  - Portable printers
- Digital imaging
  - Digital cameras
  - Photo-imaging printers
- Electronic wallet, IrFM



## Application Support Information

The Application Engineering group in Avago Technologies is available to assist you with the technical understanding associated with HSDL-3203 infrared transceiver module. You can contact them through your local Avago sales representative for additional details.

# **Ordering Information**

Part Number	Packaging Type	Package	Quantity
HSDL-3203-021	Tape and Reel	Front View	2500



Figure 1. Functional block diagram of HSDL-3203.

Figure 2. Rear view diagram with pin-out.

#### I/O Pin Configuration Table

	•			
Pin	Symbol	I/O	Description	Note
1	СХ	I	Pin bypass capacitor	
2	SD	I	Shutdown. Active high	1
3	AGND	I	Analog ground	2
4	GND	I	Ground	2
5	RXD	0	Receiver data output. Active low	3
6	V <sub>CC</sub>	Ι	Supply voltage	4
7	TXD	1	Transmitter data input. Active high	5
/		I		5
8	LED A	I	LED anode	6
-	Shield	_	EMI shield	7

#### Notes:

1. Complete shutdown TXD, RXD, and PIN diode.

2. Connect to system ground.

3. Output is active low pulse response when light pulse is seen.

4. Regulated, 2.7 to 3.6 volt.

5. Logic high turns on the LED. If held high longer than ~50 μs, the LED is turned off automatically. TXD must be driven either high or low. DO NOT leave the pin floating.

6. Tied through external resistor, R1, to regulate V<sub>CC</sub> from 2.7 to 3.6 volt.

7. Connect to system ground via a low inductance trace. For best performance, do not connect to GND directly at the part.

#### **Recommended Application Circuit Components**

Component	Recommended Value	Note	
R1	$30 \ \Omega, \pm 1\%$ , 0.125 Watt	8	
R1	5.6 $\Omega,\pm$ 1%, 0.125 Watt	9	
C1	6.8 $\mu$ F, ±20%, Tantalum	10	
C2	100 nF, ± 20%, X7R Ceramic		

**Marking Information** 

The unit is marked with the letters "A" and the datacode "YWW" on the shield for front options where Y is the last digit of the year, and WW is the workweek.

Notes:

8. To obtain ILED of 50 mA for VLED of 3 V.

9. To obtain  $I_{LED}$  of 250 mA for  $V_{LED}$  of 3 V.

10.C1 must be placed within 0.7 cm of the HSDL-3203 to obtain optimum noise immunity.

#### Transceiver I/O Truth Table

Inputs			Outputs		
TXD	Light Input to Receiver	SD	LED	RXD	Note
High	Don't Care	Low	On	Not Valid	
Low	High	Low	Off	Low	11, 12
Low	Low	Low	Off	High	
Don't Care	Don't Care	High	Off	High	

#### Notes:

11. In-band IrDA signals and data rates  $\leq$  115.2 kbit/s.

12. RXD logic low is a pulsed response. The condition is maintained for a duration independent of pattern and strength of the incident intensity.

**Caution:** The BiCMOS inherent to the design of this component increases the component's susceptibility to damage from electrostatic discharge (ESD). It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation, which may be induced by ESD.

# **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units	Conditions
Storage Temperature	T <sub>S</sub>	-40	100	°C	
Operating Temperature	T <sub>A</sub>	-25	85	°C	
DC LED Current	I <sub>LED</sub> (DC)		20	mA	
Peak LED Current	I <sub>LED</sub> (PK)		250	mA	≤ 90 μs Pulse Width ≤ 25% Duty Cycle
LED Anode Voltage	V <sub>LEDA</sub>	-0.5	7	V	
Supply Voltage	V <sub>CC</sub>	0	7	V	
Input Voltage TXD, SD	VI	0	V <sub>CC</sub> + 0.5	V	
Output Voltage RXD	Vo	-0.5	V <sub>CC</sub> + 0.5	V	

For implementation where case to ambient thermal resistance is  $\leq$  50°C/W.

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Conditions	Note
Operating Temperature	T <sub>A</sub>	-25	85	°C		
Supply Voltage	V <sub>CC</sub>	2.7	3.6	V		
Logic High Voltage TXD, SD	V <sub>IH</sub>	2/3 V <sub>CC</sub>	V <sub>CC</sub>	V		
Logic Low Voltage TXD, SD	V <sub>IL</sub>	0	1/3 V <sub>CC</sub>	V		
Logic High Receiver Input Irradiance	El <sub>H</sub>	0.0081	500	mW/cm <sup>2</sup>	For in-band signals	13
Logic Low Receiver Input Irradiance	EIL		0.3	μW/cm <sup>2</sup>	For in-band signals	13
LED Current Pulse Amplitude	I <sub>LEDA</sub>	50	250	mA	Guaranteed at 25°C	
Receiver Signal Rate		9.6	115.2	kbit/s		

Note:

13. An in-band optical signal is a pulse/sequence where the peak wavelength,  $\lambda p$ , is defined as 850 nm  $\leq \lambda p \leq$  900 nm, and the pulse characteristics are compliant with the IrDA Serial Infrared Physical Layer Link Specification.

# **Electrical and Optical Specifications**

Specifications hold over the recommended operating conditions unless otherwise noted. Unspecified test conditions can be anywhere in their operating range. All typical values are at 25°C and 3.0 V unless otherwise noted.

Parameter		Symbol	Min.	Тур.	Max.	Units	Conditions	Note
Receiver								
RXD Output Voltage	Logic Low	V <sub>OL</sub>	0		0.4	V	$I_{OL}$ = 200 $\mu$ A, for in-band EI	14
	Logic High	V <sub>OH</sub>	V <sub>CC</sub> -0.2		$V_{CC}$	V	I <sub>OH</sub> = 200 μA, for in-band EI ≤ 0.3 μW/cm <sup>2</sup>	
Viewing Angle		2 <b>φ</b> <sub>1/2</sub>	30			0		
Logic High Receiver Irradiance	Input	EI <sub>H</sub>	0.0081		500	mW/cm <sup>2</sup>	For in-band signals $\leq$ 115.2 kbit/s	13
Logic Low Receiver I Irradiance	nput	EIL			0.3	µW/cm <sup>2</sup>	For in-band signals	13
Peak Sensitivity Way	velength	λρ		880		nm		
RXD Pulse Width		tpw	1.5	2.5	4.0	μs		14
RXD Rise and Fall Tir	nes	t <sub>r</sub> , t <sub>f</sub>		25	100	ns	tpw(EI) = 1.6 $\mu$ s, C <sub>L</sub> = 10 pF	
Receiver Latency Tir	ne	tL		25	50	μs		14
Receiver Wake Up T	ime	tw		50	100	μs		15
Transmitter								
Radiant Intensity		EI <sub>H</sub>	4	8	28.8	mW/sr	$I_{LEDA} = 50 \text{ mA}, T_A = 25^{\circ}\text{C}, \\ \theta_{1/2} \le 15^{\circ}$	
			22.5			mW/sr	$\begin{split} I_{LEDA} &= 250 \text{ mA},  T_A = 25^\circ\text{C}, \\ \theta_{1/2} &\leq 15^\circ \end{split}$	
Peak Wavelength		λρ		875		nm		
Spectral Line Half W	idth	$\Delta\lambda_{1/2}$		35		nm		
Viewing Angle		20 <sub>1/2</sub>	30		60	0		
Optical Pulse Width		tpw	1.5	1.6	2	μs	tpw(TXD) = 1.6 μs	
Optical Rise and Fall	Times	tr (EI) tf (EI)			600	ns	tpw(TXD) = 1.6 μs	
Maximum Optical Pu	lse Width	tpw (max)		20	50	μs	TXD pin stuck high	
LED Anode ON State	Voltage	V <sub>ON</sub> (LEDA)			1.5	V	I <sub>LEDA</sub> = 50 mA, V <sub>IH</sub> (TXD) = 2.7 V	
LED Anode OFF State	e Leakage	I <sub>LK</sub> (LEDA)		0.01	1.0	μΑ	$V_{LEDA} = V_{CC} = 3.6 \text{ V},$ VI (TXD) $\leq 1/3 \text{ V}_{CC}$	
Transceiver								
TXD and SD Input	Logic Low	ار	–1	-0.01	1	μA	$0 \le V_I \le 1/3 V_{CC}$	
Currents	Logic High	I <sub>H</sub>		0.01	1	μA	$V_{I} \ge 2/3 V_{CC}$	
Supply Current	Shutdown	I <sub>CCI</sub>		10	200	nA	$V_{CC} = 3.6 \text{ V}, \text{ V}_{SD} \ge V_{CC} - 0.5$	
	Idle	I <sub>CC2</sub>		2.5	4	mA	$V_{CC} = 3.6 \text{ V}, \text{ V}_{I}(\text{TXD}) \le 1/3 \text{ V}_{CC},$ EI = 0	
	Active Receiver	I <sub>CC3</sub>		2.6	5	mA	$V_{CC} = 3.6 \text{ V}, \text{ V}_{I}(\text{TXD}) \le 1/3 \text{ V}_{CC}$	16

Notes:

14. For in-band signals  $\leq$  115.2 kbit/s where 8.1  $\mu$ W/cm<sup>2</sup>  $\leq$  EI  $\leq$  500 mW/cm<sup>2</sup>. 15. Wake up time is measured from SD pin HIGH to LOW transition or V<sub>CC</sub> power ON to valid RXD output. 16. Typical value is at EI = 10 mW/cm<sup>2</sup>, maximum value is at EI = 500 mW/cm<sup>2</sup>.



Figure 3. RXD output waveform.



Figure 4. LED optical waveform.



Figure 5. TXD 'Stuck On' protection waveform.



Figure 6. Receiver wakeup time waveform.



Figure 7. TXD wakeup time waveform.



Figure 8. LOP vs. ILED.

Figure 9. VLED vs. LED current.

#### Package Outline with Dimensions





	<b>◄</b> ── 3.325 ─
P(	).95 x 7 = 6.65
·	
(1) CX	(5) RXD
(2) SD	6 V <sub>CC</sub>
3 AGND	(7) TXD
(4) GND	(8) LEDA

Figure 10. Package outline dimensions.

## **Tape and Reel Dimensions**



Figure 11. Tape and reel dimensions.

#### **Moisture-Proof Packaging**

All HSDL-3203 options are shipped in moisture-proof packaging. Once opened, moisture absorption begins.



Figure 12. Baking conditions chart.

#### **Baking Conditions**

If the parts are not stored in dry conditions, they must be baked before reflow to prevent damage to the parts.

Packaging	Temp.	Time
In Reels	60°C	$\geq$ 48 hours
In Bulk	100°C	$\geq$ 4 hours
	125°C	$\geq$ 2 hours
	150°C	$\geq$ 1 hour

Baking should only be done once.

# Recommended Storage Conditions

Storage Temp.	10°C to 30°C
Relative Humidity	Below 60% RH

Time from Unsealing to Soldering After removal from the bag, the parts should be soldered within two days if stored at the recommended storage conditions. If times longer than two days are needed, the parts must be stored in a dry box.

#### **Reflow Profile**



Figure 13. Reflow graph.

Process Zone	Symbol	$\Delta T$	Maximum $\Delta T / \Delta time$
Heat Up	P1, R1	25°C to 160°C	4°C/s
Solder Paste Dry	P2, R2	160°C to 200°C	0.5°C/s
SolderReflow	P3, R3 P3, R4	200°C to 255°C (260°C at 10 seconds max.) 255°C to 200°C	4°C/s -6°C/s
Cool Down	P4, R5	200°C to 25°C	−6°C/s

The reflow profile is a straight line representation of a nominal temperature profile for a convective reflow solder process. The temperature profile is divided into four process zones, each with different  $\Delta T/\Delta time$  temperature change rates. The  $\Delta T/\Delta time$ rates are detailed in the above table. The temperatures are measured at the component to printed circuit board connections.

In process zone P1, the PC board and HSDL-3203 castellation I/O pins are heated to a temperature of 160°C to activate the flux in the solder paste. The temperature ramp up rate, R1, is limited to 4°C per second to allow for even heating of both the PC board and HSDL-3203 castellation I/O pins. **Process zone P2** should be of sufficient time duration (60 to 120 seconds) to dry the solder paste. The temperature is raised to a level just below the liquidus point of the solder, usually 200°C (392°F).

**Process zone P3** is the solder reflow zone. In zone P3, the temperature is quickly raised above the liquidus point of solder to 255°C (491°F) for optimum results. The dwell time above the liquidus point of solder should be between 20 and 60 seconds. It usually takes about 20 seconds to assure proper coalescing of the solder balls into liquid solder and the formation of good solder connections. Beyond a dwell time of 60 seconds, the intermetallic growth within the solder connections becomes excessive, resulting in the formation of weak and unreliable connections. The temperature is then rapidly reduced to a point below the solidus temperature of the solder, usually 200°C (392°F), to allow the solder within the connections to freeze solid.

**Process zone P4** is the cool down after solder freeze. The cool down rate, R5, from the liquidus point of the solder to 25°C (77°F) should not exceed 6°C per second maximum. This limitation is necessary to allow the PC board and HSDL-3203 castellation I/O pins to change dimensions evenly, putting minimal stresses on the HSDL-3203 transceiver.

## Appendix A : SMT Assembly Application Note

1.0 Solder Pad, Mask and Metal Solder Stencil Aperture



Figure 14. Stencil and PCBA.

**1.1 Recommended Land Pattern** 



Figure 15. Land pattern.

# 1.2 Recommended Metal Solder Stencil Aperture

It is recommended that only a 0.152 mm (0.006 inches) or a 0.127 mm (0.005 inches) thick stencil be used for solder paste printing. This is to ensure adequate printed solder paste volume and no shorting. See the table below the drawing for combinations of metal stencil aperture and metal stencil thickness that should be used.

Aperture opening for shield pad is 2.7 mm x 1.25 mm as per land pattern.



Figure 16. Solder stencil aperture.

Stencil Thickness, t (mm)	Aperture Size	Aperture Size (mm)	
	Length, I	Width, w	
0.152 mm	$2.60\pm0.05$	$0.55\pm0.05$	
0.127 mm	$3.00\pm0.05$	$0.55\pm0.05$	

1.3 Adjacent Land Keepout and Solder Mask Areas Adjacent land keep-out is the **maximum space** occupied by the unit relative to the land pattern. There should be no other SMD components within this area.

The minimum solder resist strip width required to avoid solder bridging adjacent pads is **0.2 mm**. It is recommended that two fiducial crosses be placed at mid-length of the pads for unit alignment.

**Note:** Wet/Liquid Photo-Imageable solder resist/mask is recommended.





## Appendix B: PCB Layout Suggestion

The following shows an example of a PCB layout using option #021 that would result in good electrical and EMI performance. Things to note:

- 1. The ground plane should be continuous under the part, but should not extend under the shield trace.
- 2. The shield trace is a wide, low inductance trace back to the system ground.
- 3. The AGND pin is connected to the ground plane and not to the shield tab.
- 4. C1 and C3 are optional supply filter capacitors; they may be left out if a clean power supply is used.
- 5. VLED can be connected to either unfiltered or unregulated power supply. If VLED and V<sub>CC</sub> share the same power supply and C1 is used, the connection should be before the C1 cap. In a noisy environment, supply rejection can be enhanced by including C3 as well.





Figure 18. PCB layout suggestions.

#### Appendix C: General Application Guide for the HSDL-3203 Infrared IrDA<sup>®</sup> Compliant 115.2 kb/s Transceiver

#### Description

The HSDL-3203, a wide voltage operating range infrared transceiver. is a low-cost and small form factor device that is designed to address the mobile computing market such as PDAs, as well as small embedded mobile products such as digital cameras and cellular phones. It is fully compliant to IrDA 1.4 low power specification from 9.6 kb/s to 115.2 kb/s, and supports HP-SIR and TV Remote modes. The design of the HSDL-3203 also includes the following unique features:

- Low passive component count.
- Shutdown mode for low power consumption requirement.

#### Selection of Resistor R1

Resistor R1 should be selected to provide the appropriate peak pulse LED current over different ranges of  $V_{CC}$  as shown in the table below.

Recommended R1	V <sub>CC</sub>	Intensity	Minimum peak pulse LED current
30 Ω	3 V	8 mW/sr	50 mA
5.6 Ω	3 V	34 mW/sr	250 mA

Interface to Recommended I/O Chips The HSDL-3203's TXD data input is buffered to allow for CMOS drive levels. No peaking circuit or capacitor is required.

Data rate from 9.6 kb/s up to 115.2 kb/s is available at the RXD pin.

The block diagram below shows ow the IR port fits into a mobile phone and PDA platform.



Figure 19. IR layout in mobile phone platform.



Figure 20. IR layout in PDA platform.

The link distance testing was done using typical HSDL-3203 units with National Semiconductor's PC87109 3V Super I/O controller and SMC's FDC37C669 and FDC37N769 Super I/O controllers. An IR link distance of up to 100 cm was demonstrated.

# Appendix D: Optical port dimensions for HSDL-3203:

To ensure IrDA compliance, some constraints on the height and width of the window exist. The minimum dimensions ensure that the IrDA cone angles are met without vignetting. The maximum dimensions minimize the effects of stray light. The minimum size corresponds to a cone angle of 30° and the maximum size corresponds to a cone angle of 60°.

In the figure below, X is the width of the window, Y is the height of the window, and Z is the distance from the HSDL-3203 to the back of the window. The distance from the center of the LED lens to the center of the photodiode lens, K, is 5.1 mm. The equations for computing the window dimensions are as follows:

$$X = K + 2^*(Z + D)^* \tan A$$
$$Y = 2^*(Z + D)^* \tan A$$

The above equations assume that the thickness of the window is negligible compared to the distance of the module from the back of the window (Z). If they are comparable, Z' replaces Z in the above equation. Z' is defined as:

$$\mathbf{Z}' = \mathbf{Z} + \mathbf{t}/\mathbf{n}$$

where 't' is the thickness of the window and 'n' is the refractive index of the window material.

The depth of the LED image inside the HSDL-3203, D, is 3.17 mm. 'A' is the required half angle for viewing. For IrDA compliance, the minimum is 15° and the maximum is 30°. Assuming the thickness of the window to be negligible, the equations result in the following tables and graphs.



Module Depth (z) mm	Aperture Width (x, mm)		Aperture Height (y, mm)	
	Max.	Min.	Max.	Min.
0	8.76	6.80	3.66	1.70
1	9.92	7.33	4.82	2.33
2	11.07	7.87	5.97	2.77
3	12.22	8.41	7.12	3.31
4	13.38	8.94	8.28	3.84
5	14.53	9.48	9.43	4.38
6	15.69	10.01	10.59	4.91
7	16.84	10.55	11.74	5.45
8	18.00	11.09	12.90	5.99
9	19.15	11.62	14.05	6.52





#### Window Material

Almost any plastic material will work as a window material. Polycarbonate is recommended. The surface finish of the plastic should be smooth, without any texture. An IR filter dye may be used in the window to make it look black to the eye, but the total optical loss of the window should be 10% or less for best optical performance. Light loss should be measured at 875 nm.

The recommended plastic materials for use as a cosmetic window are available from General Electric Plastics. Recommended Plastic Materials:

#### Shape of the Window

From an optics standpoint, the window should be flat. This ensures that the window will not alter either the radiation pattern of the LED, or the receive pattern of the photodiode.

If the window must be curved for mechanical or industrial design reasons, place the same curve on the back side of the window that has an identical radius as the front side. While this will not completely eliminate the lens effect of the front curved surface, it will significantly reduce the effects. The amount of change in the radiation pattern is dependent upon the material chosen for the window, the radius of the front and back curves, and the distance from the back surface to the transceiver. Once these items are known, a lens design can be made which will eliminate the effect of the front surface curve.

The following drawings show the effects of a curved window on the radiation pattern. In all cases, the center thickness of the window is 1.5 mm, the window is made of polycarbonate plastic, and the distance from the transceiver to the back surface of the window is 3 mm.

Material Number	Light Transmission	Haze	Refractive Index
Lexan 141L	88%	1%	1.586
Lexan 920A	85%	1%	1.586
Lexan 940A	85%	1%	1.586

Note: 920A and 940A are more flame retardant than 141L. Recommended Dye: Violet #21051 (IR transmissant above 625 nm).





Curved Front, Flat Back (Do Not Use)

Curved Front and Back (Second Choice)

Flat Window

(First Choice)

For product information and a complete list of distributors, please go to our website:

www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Limited in the United States and other countries. Data subject to change. Copyright © 2006 Avago Technologies Pte. All rights reserved. Obsoletes 5988-8581EN 5989-2869EN May 28, 2006

