



Order

Now



20



DAC8881

Reference

Design

SBAS422B – JULY 2007 – REVISED JANUARY 2018

# DAC8881 16-Bit, Single-Channel, Low-Noise, Voltage-Output Digital-To-Analog Converter

## 1 Features

Texas

Instruments

- Relative Accuracy: ±0.5 LSB
- 16-Bit Monotonic Over Temperature Range
- Low-Noise: 24nV/√Hz
- Fast Settling: 5μs
- On-Chip Output Buffer Amplifier with Rail-to-Rail
   Operation
- Wide, Single Power Supply: +2.7V to +5.5V
- DAC Loading Control
- Selectable Power-On Reset to Zero-Scale or Midscale
- Power-Down Mode
- Unipolar Straight Binary or 2's Complement Input Mode
- Fast SPI<sup>™</sup> Interface with Schmitt-Triggered Inputs: Up To 50MHz, 1.8V/3V/5V Logic
- Small Package: QFN-24, 4x4mm

# 2 Applications

- Industrial Process Control
- Data Acquisition Systems
- Automatic Test Equipment
- Communications
- Optical Networking

# 3 Description

The DAC8881 is a 16-bit, single-channel, voltageoutput digital-to-analog converter (DAC) that offers low-power operation and a flexible SPI serial interface. It also features 16-bit monotonicity, excellent linearity, and fast settling time. The on-chip precision output amplifier allows rail-to-rail output swing to be achieved over the full supply range of 2.7 V to 5.5 V.

The device supports a standard SPI serial interface capable of operating with input data clock frequencies up to 50 MHz. The DAC8881 requires an external reference voltage to set the output range of the DAC channel. A programmable power-on reset circuit is also incorporated into the device to ensure that the DAC output powers up at zero-scale or midscale, and remains there until a valid write command.

Additionally, the device has the capability to function in either unipolar straight binary or 2's complement mode. The DAC8881 provides a power-down feature, accessed over the PDN pin, that reduces the current consumption to 25  $\mu$ A at 5 V. Power consumption is 6 mW at 5 V, reducing to 125  $\mu$ W in power-down mode.

The DAC8881 is available in a 4 x 4 mm QFN-24 package with a specified operating temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
DAC8881	VQFN	4.00 mm x 4.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## Block Diagram

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



2

# Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Timing Characteristics for Figure 1 7
	6.7	Timing Characteristics for Figure 2 and Figure 3 8
	6.8	Typical Characteristics: $V_{DD}$ = +5 V 12
	6.9	TYpical Characteristics: V <sub>DD</sub> = +2.7 V 19
7	Deta	ailed Description 23
	7.1	Overview 23

	7.2	Functional Block Diagram	25
	7.3	Feature Description	25
	7.4	Device Functional Modes	30
8	App	lication and Implementation	31
	8.1	Application Information	31
	8.2	Typical Application	32
	8.3	System Example	33
9	Pow	er Supply Recommendations	34
10	Lay	out	34
	10.1	Layout Guidelines	34
	10.2	Layout Example	34
11	Dev	ice and Documentation Support	35
	11.1	Documentation Support	35
	11.2	Receiving Notification of Documentation Updates	35
	11.3	Community Resources	35
	11.4	Trademarks	35
	11.5	Electrostatic Discharge Caution	35
	11.6	Glossary	35

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2007) to Revision B	

•	Added Device Information table, ESD Ratings table, Recommended Operating Conditions table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply	
	Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Changed the text in the Input Data Format section	
•	Changed Table 3	29



www.ti.com

Page



## 5 Pin Configuration and Functions



(1) The thermal pad is internally connected to the substrate. This pad can be connected to the analog ground or left floating. Keep the thermal pad separate from the digital ground, if possible.

#### **Pin Functions**

	PIN		
NO.	NAME	I/O	DESCRIPTION
1	SCLK	Ι	SPI bus serial clock input
2	SDI	I	SPI bus serial data input
3	LDAC	Ι	Load DAC latch control input (active low). When LDAC is low, the DAC latch is transparent, and the contents of the input register are transferred to the DAC latch. The DAC output changes to the corresponding level simultaneously when the DAC latch is updated.
4	AGND	Ι	Analog ground
5	AV <sub>DD</sub>	Ι	Analog power supply
6	V <sub>REFL</sub> -S	Ι	Reference low input sense
7	V <sub>REFH</sub> -S	Ι	Reference high input sense
8	V <sub>OUT</sub>	0	Output of output buffer
9	R <sub>FB</sub>	Ι	Feedback resistor connected to the inverting input of the output buffer.
10	V <sub>REFL</sub> -F	Ι	Reference low input force
11	V <sub>REFH</sub> -F	Ι	Reference high input force
12	NC		Do not connect.
13	NC		Do not connect.
14	RSTSEL	Ι	Selects the value of the output from the $V_{OUT}$ pin after power-on or hardware reset. If RSTSEL = IOV <sub>DD</sub> , then register data = 8000h. If RSTSEL = DGND, then register data = 0000h.
15	GAIN	Ι	Buffer gain setting. Gain = 1 when the pin is connected to DGND; Gain = 2 when the pin is connected to IOV <sub>DD</sub> .
16	USB/BTC	Ι	Input data format selection. Input data are straight binary format when the pin is connected to IOV <sub>DD</sub> , and in two's complement format when the pin is connected to DGND.
17	RST	Ι	Reset input (active low). Logic low on this pin causes the device to perform a reset.
18	PDN	Ι	Power-down input (active high). Logic high on this pin forces the device into power-down status. In power-down, the $V_{OUT}$ pin connects to AGND through 10k $\Omega$ resistor.
19	CS	Ι	SPI bus chip select input (active low). Data bits are not clocked into the serial shift register unless $\overline{CS}$ is low. When $\overline{CS}$ is high, SDO is in high-impedance status.
20	SDOSEL	Ι	SPI serial data output selection. When SDOSEL is tied to IOV <sub>DD</sub> , the contents of the existing input register are shifted out from the SDO pin; this is Stand-Alone mode. When SDOSEL is tied to DGND, the contents in the SPI input shift register are shifted out from the SDO pin; this is Daisy-Chain mode for daisy chaining communication.
21	DV <sub>DD</sub>	Ι	Digital power supply (connect to AV <sub>DD</sub> , pin 5)
22	DGND	Ι	Digital ground
23	SDO	0	SPI bus serial data output. Refer to the <i>Timing Diagrams</i> for further detail.
24	IOV <sub>DD</sub>	Ι	Interface power. Connect to +1.8V for 1.8V logic, +3V for 3V logic, and to +5V for 5V logic.

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
AV <sub>DD</sub> to AGND	-0.3	6	V
DV <sub>DD</sub> to DGND	-0.3	6	V
IOV <sub>DD</sub> to DGND	-0.3	6	V
Digital input voltage to DGND	-0.3	IOV <sub>DD</sub> + 0.3	V
V <sub>OUT</sub> to AGND	-0.3	$AV_{DD} + 0.3$	V
Operating temperature range	-40	105	°C
Storage temperature range	-65	150	°C
Storage temperature, T <sub>stg</sub>		150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left( 2\right) }$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. .

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$AV_{DD}$	Analog power supply		2.7		5.5	V
$IOV_DD$	Interface power supply		1.7		$AV_{DD}$	V
V	Potoronoo high input voltago	$AV_{DD} = 5.5 V$	1.25	5	$AV_{DD}$	V
V <sub>REFH</sub>	Reference high input voltage	$AV_{DD} = 3 V$	1.25	2.5	$AV_{DD}$	V
V <sub>REFL</sub>	Reference low input voltage		-0.2	0	0.2	V
	Specified performance		-40		105	°C

## 6.4 Thermal Information

		DAC8881		
	THERMAL METRIC <sup>(1)</sup>	-	RGE (VQFN)	UNIT
		-	24 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance		33.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance		37.1	°C/W
$R_{\thetaJB}$	Junction-to-board thermal resistance		11.3	°C/W
ΨJT	Junction-to-top characterization parameter		0.5	°C/W
Ψјв	Junction-to-board characterization parameter		11.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance		2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 6.5 Electrical Characteristics

All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = DV_{DD} = +2.7$  V to +5.5 V,  $IOV_{DD} = +1.8$  V to +5.5 V, gain = 1X mode, unless otherwise noted.

PARAMETER		CONDITIONS	DAC8881			UNIT
FARAMETER		CONDITIONS	MIN	TYP	MAX	ONT
ACCURACY						
Linearity error	Measured by line pass	ing through codes 0200h and FE00h		±0.5	±1	LSB
Differential linearity error	Measured by line pass	ing through codes 0200h and FE00h		±0.25	±1	LSB
Monotonicity			16			Bits
	$T_A = +25^{\circ}C$ , code = 02	200h			±4	LSB
Zero-scale error	$T_{MIN}$ to $T_{MAX}$ , code = 0	200h			±8	LSB
Zero-scale drift	Code = 0200h			±0.5	±1	ppm/°C of FSF
Gain error	$T_A = +25^{\circ}C$ , Measured 0200h and FE00h	I by line passing through codes		±4	±8	LSB
Gain temperature drift	Measured by line pass	ing through codes 0200h and FE00h		±0.5	±1	ppm/°C
PSRR	V <sub>OUT</sub> = full-scale, AV <sub>DE</sub>	<sub>D</sub> = +5 V ±10%			2	LSB/V
ANALOG OUTPUT <sup>(1)</sup>	1					
Voltage output <sup>(2)</sup>			0		$AV_{DD}$	V
	Device operating for 5	00 hours		5		ppm of FSR
Output voltage drift vs time	Device operating for 1	000 hours		8		ppm of FSR
Output current				2.5		mA
Maximum load capacitance				200		pF
Short-circuit current				+31, -50		mA
REFERENCE INPUT <sup>(1)</sup>						
N	AV <sub>DD</sub> = +5.5 V		1.25	5.0	$AV_{DD}$	V
V <sub>REFH</sub> input voltage range	$AV_{DD} = +3 V$		1.25	2.5	$AV_{DD}$	V
V <sub>REFH</sub> input capacitance				5		pF
V <sub>REFH</sub> input impedance				4.5		kΩ
V <sub>REFL</sub> input voltage range			-0.2	0	+0.2	V
V <sub>REFL</sub> input capacitance				4.5		pF
V <sub>REFL</sub> input impedance				5		kΩ
DYNAMIC PERFORMANCE <sup>(1)</sup>						
Settling time	To ±0.003% FS, R <sub>L</sub> = F000h	10 k $\Omega$ , C <sub>L</sub> = 50 pF, code 1000h to		5		μs
Slew rate	From 10% to 90% of 0	) V to +5 V		2.5		V/µs
		V <sub>REFH</sub> = 5 V, gain = 1X mode		37		nV-s
		V <sub>REFH</sub> = 2.5 V, gain = 1X mode		18		nV-s
Code change glitch	Code = 7FFFh to 8000h to 7FFFh	V <sub>REFH</sub> = 1.25 V, gain = 1X mode		9		nV-s
		V <sub>REFH</sub> = 2.5 V, gain = 2X mode		21		nV-s
		V <sub>REFH</sub> = 1.25 V, gain = 2X mode		10		nV-s
Digital feedthrough				1		nV-s
	f = 1 kHz to 100 kHz,	Gain = 1		24	30	nV/√Hz
Output noise voltage density	full-scale output	Gain = 2		40	48	nV/√Hz
Output noise voltage	f = 0.1Hz to 10Hz, full-	scale output		2		μV <sub>PP</sub>

(1)

Specified by design. Not production tested. The output from the  $V_{OUT}$  pin = [( $V_{REFH} - V_{REFL}$ )/65536] × CODE × Buffer GAIN +  $V_{REFL}$ . The maximum range of  $V_{OUT}$  is 0 V to AV<sub>DD</sub>. The full-scale of the output must be less than AV<sub>DD</sub>; otherwise, output saturation occurs. (2)



# **Electrical Characteristics (continued)**

All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = DV_{DD} = +2.7$  V to +5.5 V,  $IOV_{DD} = +1.8$  V to +5.5 V, gain = 1X mode, unless otherwise noted.

DADAMETED	CONDITIONS	D	DAC8881			
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT	
DIGITAL INPUTS <sup>(1)</sup>		i.				
	IOV <sub>DD</sub> = 4.5 V to 5.5 V	3.8		IOV <sub>DD</sub> + 0.3	V	
High-level input voltage, V <sub>IH</sub>	IOV <sub>DD</sub> = 2.7 V to 3.3 V	2.1		IOV <sub>DD</sub> + 0.3	V	
	$IOV_{DD} = 1.7 V \text{ to } 2 V$	1.5		IOV <sub>DD</sub> + 0.3	V	
	IOV <sub>DD</sub> = 4.5 V to 5.5 V	-0.3		0.8	V	
Low-level input voltage, $V_{IL}$	IOV <sub>DD</sub> = 2.7 V to 3.3 V	-0.3		0.6	V	
	$IOV_{DD} = 1.7 V \text{ to } 2 V$	-0.3		0.3	V	
Digital input current (I <sub>IN</sub> )			±1	±10	μA	
Digital input capacitance			5		pF	
DIGITAL OUTPUT <sup>(1)</sup>						
	$IOV_{DD} = 2.7 V \text{ to } 5.5 V, I_{OH} = -1 \text{ mA}$	IOV <sub>DD</sub> - 0.2			V	
High-level output voltage, V <sub>OH</sub>	$IOV_{DD}$ = 1.7 V to 2 V, $I_{OH}$ = -500 $\mu$ A	IOV <sub>DD</sub> - 0.2			V	
	$IOV_{DD} = 2.7 V$ to 5.5 V, $I_{OL} = 1 mA$			0.2	V	
Low-level output voltage, V <sub>OL</sub>	$IOV_{DD}$ = 1.7 V to 2 V, $I_{OL}$ = 500 $\mu$ A			0.2	V	
POWER SUPPLY				· · · · ·		
AV <sub>DD</sub>		+2.7		+5.5	V	
DV <sub>DD</sub>		+2.7		+5.5	V	
IOV <sub>DD</sub>		+1.7		DV <sub>DD</sub>	V	
Al <sub>DD</sub>	$V_{IH} = IOV_{DD}, V_{IL} = DGND$			1.5	mA	
DI <sub>DD</sub>	$V_{IH} = IOV_{DD}, V_{IL} = DGND$		1	10	μA	
IOI <sub>DD</sub>	$V_{IH} = IOV_{DD}, V_{IL} = DGND$		1	10	μA	
Al <sub>DD</sub> power-down	PDN = IOV <sub>DD</sub>		25	50	μA	
Power dissipation	$AV_{DD} = DV_{DD} = 5.0V$		6	7.5	mW	
TEMPERATURE RANGE						
Specified performance		-40		+105	°C	

# 6.6 Timing Characteristics for Figure 1 <sup>(1) (2) (3)</sup>

At -40°C to +105°C, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	MAX	UNIT
£	Maximum clock frequency	$2.7 \leq DV_DD < 3.6 \ V, \ 2.7 \leq IOV_DD \leq DV_DD$		40	MHz
f <sub>SCLK</sub>	Maximum clock nequency	$3.6 \leq DV_DD \leq 5.5 \ V,  2.7 \leq IOV_DD \leq DV_DD$		50	MHz
	Minumum $\overline{CS}$ high time	$2.7 \leq \mathrm{DV}_\mathrm{DD} < 3.6 \ \mathrm{V}, \ 2.7 \leq \mathrm{IOV}_\mathrm{DD} \leq \mathrm{DV}_\mathrm{DD}$	50		ns
t <sub>1</sub>	Minumum CS nigh time	$3.6 \leq \mathrm{DV}_\mathrm{DD} \leq 5.5 \ \mathrm{V}, \ 2.7 \leq \mathrm{IOV}_\mathrm{DD} \leq \mathrm{DV}_\mathrm{DD}$	30		ns
t <sub>2</sub>	CS falling edge to SCLK rising edge	$2.7 \leq \mathrm{DV}_\mathrm{DD} < 3.6 \ \mathrm{V}, \ 2.7 \leq \mathrm{IOV}_\mathrm{DD} \leq \mathrm{DV}_\mathrm{DD}$	10		ns
	CS failing edge to SCLK fising edge	$3.6 \leq DV_DD \leq 5.5 \; V,  2.7 \leq IOV_DD \leq DV_DD$	8		ns
	SCLK falling edge to $\overline{CS}$ falling edge setup	$2.7 \leq DV_DD < 3.6 \ V, \ 2.7 \leq IOV_DD \leq DV_DD$	10		ns
t <sub>3</sub>	time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
t <sub>4</sub>		$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
	SCLK low time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
t <sub>5</sub>		$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	15		ns
	SCLK high time	$3.6 \le DV_{DD} \le 5.5 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$	10		ns
t <sub>6</sub>		$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	25		ns
	SCLK cycle time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	20		ns
t <sub>7</sub>	$COLK$ rising order to $\overline{CC}$ rising order	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
t <sub>7</sub>	SCLK rising edge to $\overline{CS}$ rising edge	$3.6 \le DV_{DD} \le 5.5 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$	10		ns
	Innut data actus tima	$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	8		ns
t <sub>8</sub>	Input data setup time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	5		ns
	Length data hald for a	$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	5		ns
t <sub>9</sub>	Input data hold time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	5		ns
	CC rising adapto LDAC falling adapt	$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
t <sub>14</sub>	CS rising edge to LDAC falling edge	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	5		ns
		$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	15		ns
t <sub>15</sub>	LDAC pulse width	$3.6 \le DV_{DD} \le 5.5 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$	10		ns

(1) All input signals are specified with  $t_R = t_F = 2ns (10\% \text{ to } 90\% \text{ of } IOV_{DD})$  and timed from a voltage level of  $IOV_{DD}/2$ . (2) Specified by design. Not production tested. (3) Sample tested during the initial release and after any redesign or process changes that may affect these parameters.

STRUMENTS

EXAS

# 6.7 Timing Characteristics for Figure 2 and Figure 3 (1) (2) (3)

At -40°C to +105°C, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	MAX	UNIT
¢		$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$		20	MHz
SCLK	Maximum clock frequency	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$		25	MHz
_	Nissen 20 kisk dag	$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	50		ns
t <sub>1</sub>	Minumum $\overline{CS}$ high time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	30		ns
		$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
2	CS falling edge to SCLK rising edge	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	8		ns
	SCLK falling edge to $\overline{CS}$ falling edge setup	$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
3	time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
		$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	25		ns
4	SCLK low time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	20		ns
		$2.7 \le DV_{DD} < 3.6 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$	25		ns
5	SCLK high time	$3.6 \le DV_{DD} \le 5.5 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$	20		ns
		$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	50		ns
t <sub>6</sub>	SCLK cycle time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	40		ns
t <sub>7</sub>		$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
	SCLK rising edge to $\overline{CS}$ rising edge	$3.6 \le DV_{DD} \le 5.5 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$	10		ns
t <sub>8</sub>	land data active the s	$2.7 \le DV_{DD} < 3.6 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$	5		ns
	Input data setup time	$3.6 \le DV_{DD} \le 5.5 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$	5		ns
t <sub>9</sub>		$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	5		ns
9	Input data hold time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5$ , $2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	5		ns
		$2.7 \le DV_{DD} < 3.6 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$		15	ns
10	SDO active from $\overline{CS}$ falling edge	$3.6 \le DV_{DD} \le 5.5 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$		10	ns
		$2.7 \le DV_{DD} < 3.6 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$		20	ns
11	SDO data valid from SCLK falling edge	$3.6 \le DV_{DD} \le 5.5 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$		15	ns
	000 1 4 1 4 4 0 00 1 4 1 1 1	$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	25		ns
t <sub>12</sub>	SDO data hold from SCLK rising edge	$3.6 \le DV_{DD} \le 5.5 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$	20		ns
		$2.7 \le DV_{DD} < 3.6 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$		8	ns
t <sub>13</sub>	SDO High-Z from $\overline{CS}$ rising edge	$3.6 \le DV_{DD} \le 5.5 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$		5	ns
		$2.7 \le \text{DV}_{\text{DD}} < 3.6 \text{ V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
14	CS rising edge to LDAC falling edge	$3.6 \le DV_{DD} \le 5.5 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$	5		ns
	1545 J	$2.7 \le DV_{DD} < 3.6 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$	15		ns
t <sub>15</sub>	LDAC pulse width	$3.6 \le DV_{DD} \le 5.5 \text{ V}, 2.7 \le IOV_{DD} \le DV_{DD}$	10		ns

(1) All input signals are specified with  $t_R = t_F = 2ns$  (10% to 90% of IOV<sub>DD</sub>) and timed from a voltage level of IOV<sub>DD</sub>/2. (2) Specified by design. Not production tested.

(2) (3)

Sample tested during the initial release and after any redesign or process changes that may affect these parameters.



Case 1: Standalone operation without SDO, LDAC tied low.



Case 2: Standalone operation without SDO, LDAC active.



Figure 1. Timing Diagram of Standalone Operation Without SDO

Case 1: Standalone operation with output from SDO, LDAC tied low.



Case 2: Standalone operation with output from SDO, LDAC active.



Figure 2. Timing Diagram of Standalone Operation With SDO



Case 1: Daisy Chain, LDAC tied low.



## Case 2: Daisy Chain, LDAC active.



Figure 3. Timing Diagram of Daisy Chain Mode, Two Cascaded Devices

DAC8881 SBAS422B – JULY 2007 – REVISED JANUARY 2018



www.ti.com

## 6.8 Typical Characteristics: V<sub>DD</sub> = +5 V

At  $T_A = +25^{\circ}$ C,  $V_{REFH} = +5$  V,  $V_{REFL} = 0$  V, and Gain = 1X Mode, unless otherwise noted.





## Typical Characteristics: $V_{DD}$ = +5 V (continued)



Copyright © 2007–2018, Texas Instruments Incorporated

# Typical Characteristics: $V_{DD} = +5 V$ (continued)



FXAS

ISTRUMENTS

www.ti.com



# Typical Characteristics: $V_{DD} = +5 V$ (continued)



Copyright © 2007–2018, Texas Instruments Incorporated

## TEXAS INSTRUMENTS

www.ti.com

# Typical Characteristics: V<sub>DD</sub> = +5 V (continued)





## Typical Characteristics: V<sub>DD</sub> = +5 V (continued)





ÈXAS

## Typical Characteristics: V<sub>DD</sub> = +5 V (continued)





## 6.9 TYpical Characteristics: V<sub>DD</sub> = +2.7 V

At T<sub>A</sub> = +25°C, V<sub>REFH</sub> = +2.5 V, V<sub>REFL</sub> = 0 V, and Gain = 1X Mode, unless otherwise noted.



## TEXAS INSTRUMENTS

www.ti.com

# TYpical Characteristics: V<sub>DD</sub> = +2.7 V (continued)





## TYpical Characteristics: V<sub>DD</sub> = +2.7 V (continued)





# TYpical Characteristics: $V_{DD}$ = +2.7 V (continued)

Time (2µs/div)

Figure 64. Major Carry Glitch

Time (2µs/div)

Figure 65. Major Carry Glitch

www.ti.com



## 7 Detailed Description

## 7.1 Overview

The DAC8881 is a single-channel, 16-bit, serial-input, voltage-output digital-to-analog converter (DAC). The architecture is an R-2R ladder configuration with the four MSBs segmented, followed by an operational amplifier that serves as a buffer, as shown in Figure 66. The on-chip output buffer allows rail-to-rail output swings while providing a low output impedance to drive loads. The DAC8881 operates from a single analog power supply that ranges from 2.7 V to 5.5 V, and typically consumes 850  $\mu$ A when operating with a 3-V supply. Data are written to the device in a 16-bit word format, via an SPI serial interface. To enable compatibility with 1.8 V, 3 V, or 5 V logic families, an IOV<sub>DD</sub> supply pin is provided. This pin allows the DAC8881 input and output logic to be powered

from the same logic supply used to interface signals to and from the device. Internal voltage translators are included in the DAC8881 to interface digital signals to the device core. Separate  $AV_{DD}$  and  $DV_{DD}$  supply pins are provided, but should be connected together. See Figure 67 for the basic configuration of the DAC8881. To ensure a known power-up state, the DAC8881 is designed with a power-on reset function. Upon power-up,

To ensure a known power-up state, the DAC8881 is designed with a power-on reset function. Upon power-up, the DAC8881 is reset to either zero-scale or midscale depending on the state of the RSTSEL pin. The device can also be hardware reset by using the RST and RSTSEL pins.



Figure 66. DAC8881 Architecture

**DAC8881** 

SBAS422B-JULY 2007-REVISED JANUARY 2018



# **Overview (continued)**



Figure 67. Basic Configuration



## 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Analog Output

The DAC8881 offers a force and sense output configuration for the high open-loop gain output amplifier. This feature allows the loop around the output amplifier to be closed at the load (as shown in Figure 68), thus ensuring an accurate output voltage. The output buffer  $V_{OUT}$  and  $R_{FB}$  pins are provided so that the output op amp buffer feedback can be connected at the load. Without a driven load, the DAC8881 output typically swings to within 15mV of the AGND and  $AV_{DD}$  supply rails. Because of the high accuracy of these DACs, system design problems such as grounding and contact resistance become very important. A 16-bit converter with a 5 V full-scale range has a 1 LSB value of 76  $\mu$ V. With a load current of 1 mA, a series wiring and connector resistance of only 80m $\Omega$  ( $R_{W2}$ ) causes a voltage drop of 80  $\mu$ V. In terms of a system layout, the resistivity of a typical 1-ounce copper-clad printed circuit board is 0.5m $\Omega$  per square. For a 1mA load, a 0.25 mm wide printed circuit conductor 25 mm long results in a voltage drop of 50  $\mu$ V.



## Feature Description (continued)







## DAC8881 SBAS422B – JULY 2007–REVISED JANUARY 2018

## Feature Description (continued)

## 7.3.2 Reference Inputs

The reference high input,  $V_{REFH}$ , can be set to any voltage in the range of 1.25 V to  $AV_{DD}$ . The reference low input,  $V_{REFL}$ , can be set to any voltage in the range of -0.2 V to +0.2 V (to provide a small offset to the output of the DAC8881, if desired). The current into  $V_{REFH}$  and out of  $V_{REFL}$  depends on the DAC code, and can vary from approximately 0.5mA to 1mA in the gain = 1X mode of operation. The reference high and low inputs appear as varying loads to the external reference circuit. If the external references can source or sink the required current, and if low impedance connections are made to the  $V_{REFH}$  and  $V_{REFL}$  pins, external reference buffers are not required. Figure 67 shows a simple configuration of the DAC8881 using external references without force/sense reference buffers.

Kelvin sense connections for the reference high and low are included on the DAC8881. When properly used with external reference buffer op amps, these reference Kelvin sense pins ensure that the driven reference high and low voltages remain stable versus varying reference load currents. Figure 69 shows an example of a reference force/sense configuration of the DAC8881 operating from a single analog supply voltage. Both the  $V_{REFL}$  and  $V_{REFH}$  reference voltages are set to levels of 100 mV from the DAC8881 supply rails, and are derived from a 5-V external reference. Figure 71 and Figure 70 illustrate the effect of not using the reference force/sense buffers to drive the DAC8881  $V_{REFL}$  and  $V_{REFH}$  pins. A slight degradation in INL and DNL performance of approximately 0.1 LSB may be seen without the use of the force/sense buffer configuration.



Figure 69. Buffered References ( $V_{REFH} = +4.900$  V and  $V_{REFL} = 100$  mV)



## Feature Description (continued)

## 7.3.3 Output Range

The maximum output range of the DAC8881 is  $V_{REFL}$  to  $V_{REFH} \times G$ , where *G* is the output buffer gain set by the GAIN pin. When the GAIN pin is connected to DGND, the output buffer gain = 1. When the GAIN pin is connected to IOV<sub>DD</sub>, the output buffer gain = 2. The output range must not be greater than AV<sub>DD</sub>; otherwise, output saturation occurs. The DAC8881 output transfer function is given in Equation 1:

$$V_{OUT} = \frac{V_{REFH} - V_{REFL}}{65536} \times CODE \times Buffer Gain + V_{REFL}$$

Where:

CODE = 0 to 65535. This is the digital code loaded to the DAC.

Buffer Gain = 1 or 2 (set by the GAIN pin).

 $V_{REFH}$  = reference high voltage applied to the device.

 $V_{REFL}$  = reference low voltage applied to the device.

## 7.3.4 Input Data Format

The USB/BTC pin defines the input data format.

When this pin is connected to IOV<sub>DD</sub>, the input data format is straight binary, as shown in Table 1.

When this pin is connected to DGND, the input data format is twos complement, as shown in Table 2.

USB CODE	5 V RANGE	DESCRIPTION
FFFFh	+4.99992	+Full-Scale – 1LSB
C000h	+3.75000	3/4-Scale
8000h	+2.50000	Midscale
4000h	+1.25000	1/4-Scale
0000h	0.00000	Zero-Scale

### Table 1. Output vs Straight Binary Code

### Table 2. Output vs Twos Complement Code

BTC CODE	5 V RANGE	DESCRIPTION
7FFFh	+4.99992	+Full-Scale – 1LSB
4000h	+3.75000	3/4-Scale
0000h	+2.50000	Midscale
FFFFh	+2.49992	Midscale – 1LSB
C000h	+1.25000	1/4-Scale
8000h	0.00000	Zero-Scale

## 7.3.5 Hardware Reset

When the RST pin is low, the device is in hardware reset mode, and the input register and DAC latch are set to the value defined by the RSTSEL pin. After RST goes high, the device is in normal operating mode. When USB/BTC is connected to DGND, the device is in twos complement mode. In this case, the LDAC pin cannot be kept at logic level '0' or toggled when a hardware reset is issued before writing a valid DAC data.

## 7.3.6 Power-On Reset

The DAC8881 has a power-on reset function. After power-on, the value of the input register, the DAC latch, and the output from the  $V_{OUT}$  pin are set to the value defined by the RSTSEL pin.



#### 7.3.7 Program Reset Value

After a power-on reset or a hardware reset, the output voltage from the  $V_{OUT}$  pin and the values of the input register and DAC latch are determined by the status of the RSTSEL pin and the input data format, as shown in Table 3.

LDAC PIN	RSTSEL PIN	USB/BTC PIN	INPUT FORMAT	V <sub>OUT</sub>	VALUE OF INPUT REGISTER AND DAC LATCH
DGND or IOV <sub>DD</sub>	DGND	IOV <sub>DD</sub>	Straight Binary	0	0000h
DGND or IOV <sub>DD</sub>	IOV <sub>DD</sub>	IOV <sub>DD</sub>	Straight Binary	Midscale	8000h
IOV <sub>DD</sub>	DGND	DGND	Twos Complement	0	0000h
IOV <sub>DD</sub>	IOV <sub>DD</sub>	DGND	Twos Complement	Midscale	8000h

#### Table 3. Reset Value

### 7.3.8 Power Down

The DAC8881 has a hardware power-down function. When the PDN pin is high, the device is in power-down mode. The  $V_{OUT}$  pin is connected to ground through an internal 10-k $\Omega$  resistor, but the contents of the input register and the DAC latch do not change. In power-down mode, SPI communication is still active.

#### 7.3.9 Double-Buffered Interface

The DAC8881 has a double-buffered interface consisting of two register banks: the input register and the DAC latch. The input register is connected directly to the input shift register and the digital code is transferred to the input register upon completion of a valid write sequence. The DAC latch contains the digital code used by the resistor R-2R ladder. The contents of the DAC latch defines the output from the DAC.

Access to the DAC register is controlled by the <u>LDAC</u> pin. When <u>LDAC</u> is high, the DAC <u>register</u> is latched and the input register can change state without affecting the contents of the DAC latch. When <u>LDAC</u> is low, however, the DAC latch becomes transparent and the contents of the input register is transferred to the DAC register.

## 7.3.10 Load DAC Pin (LDAC)

LDAC transfers data from the input register to the DAC register and; therefore, updates the DAC output. The contents of the DAC latch (and the output from DAC) can be changed in two ways, depending on the status of LDAC.

### 7.3.10.1 Synchronous Mode

When LDAC is tied low, the DAC register updates as soon as new data are transferred into the input register after the rising edge of CS.

### 7.3.10.2 Asynchronous Mode

When LDAC is high, the DAC latch is latched. The DAC latch (and DAC output) is not updated at the same time that the input register is written to. When LDAC goes low, the DAC register updates with the contents of the input register.

### 7.3.11 1.8 V to 5.5 V Logic Interface

All digital input and output pins are compatible with any logic supply voltage between 1.8 V and 5.5 V. Connect the interface logic supply voltage to the  $IOV_{DD}$  pin. Although timing is specified down to 2.7 V (see the *Timing Characteristics*),  $IOV_{DD}$  can operate as low as 1.8 V, but with degraded timing and temperature performance. For the lowest power consumption, logic V<sub>IH</sub> levels should be as close as possible to  $IOV_{DD}$ , and logic V<sub>IL</sub> levels should be as close as possible to GND. Note that the DAC8881 core internal digital logic operates from the same voltage as the 2.7V to 5.5V AV<sub>DD</sub> supply, so the DV<sub>DD</sub> pin must also be connected to the AV<sub>DD</sub> supply voltage.



## 7.4 Device Functional Modes

### 7.4.1 Serial Interface

The DAC8881 is controlled by a versatile 3-wire serial interface that operates at clock rates of up to 50 MHz and is compatible with SPI, QSPI<sup>™</sup>, MICROWIRE<sup>™</sup>, and DSP<sup>™</sup> interface standards.

## 7.4.1.1 Input Shift Register

Data are loaded into the device as a 16-bit word under the control of the serial clock input, SCLK. The timing diagrams for this operation are shown in the *Timing Diagram* section.

The  $\overline{CS}$  input is a level-triggered input that acts as a frame synchronization signal and chip enable. Data can be transferred into the device only while  $\overline{CS}$  is low. To start the serial data transfer,  $\overline{CS}$  should be taken low, observing the minimum  $\overline{CS}$  falling edge to SCLK rising edge setup time, t<sub>2</sub>. After  $\overline{CS}$  goes low, serial data are clocked into the device input shift register on the rising edges of SCLK for 16 or more clock pulses. If a frame contains less than 16 bits of data, the frame is invalid. Invalid data are not written into the input register and DAC, although the input register and DAC will continue to hold data from the preceding valid data cycle. If more than 16 bits of data are transmitted in one frame, the last 16 bits are written into the shift register and DAC.  $\overline{CS}$  may be taken high after the rising edge of the 16th SCLK pulse, observing the minimum SCLK rising edge to  $\overline{CS}$ . When data have been transferred into the input register of the DAC, the corresponding DAC register and DAC output can be updated by taking the  $\overline{LDAC}$  pin low.

#### 7.4.1.1.1 Stand-Alone Mode

When the SDOSEL pin is tied to  $IOV_{DD}$ , the interface is in Stand-Alone mode. This mode provides serial readback for diagnostic purposes. The new input data (16 bits) are clocked into the device shift register and the existing data in the input register (16 bits) are shifted out from the SDO pin. If more than 16 SCLKs are clocked when  $\overline{CS}$  is low, the contents of the input register are shifted out from the SDO pin, followed by zeroes; the last 16 bits of input data remain in the shift register. If less than 16 SCLKs are clocked while  $\overline{CS}$  is low, the data from the SDO pin are part of the data in the input register and must be ignored. Refer to Figure 2 for further detail.

#### 7.4.1.1.2 Daisy-Chain Mode

When the SDOSEL pin is tied to GND, the interface is in Daisy-Chain mode. For systems that contain several DACs, the SDO pin may be used to daisy-chain several devices together.

In Daisy-Chain mode, SCLK is continuously applied to the input shift register while  $\overline{CS}$  is low. If more than 16 clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. These data are clocked out on the falling edge of SCLK and are valid on the rising edge. By connecting this line to the DIN input on the next DAC in the chain, a multi-DAC interface is constructed. 16 clock pulses are required for each DAC in the system. Therefore, the total number of clock cycles must be equal to  $(16 \times N)$ , where N is the total number of devices in the chain. When the serial transfer to all devices is complete,  $\overline{CS}$  should be taken high. This action prevents any further data from being clocked into the input shift register. The contents in the shift registers are transferred into the relevant input registers on the rising edge of the  $\overline{CS}$  signal.

A continuous SCLK source may be used if  $\overline{CS}$  can be held low for the correct number of clock cycles. Alternatively, a burst clock containing the exact number of clock cycles can be used and  $\overline{CS}$  can be taken high some time later. When the transfer to all input registers is complete, a common LDAC signal updates all DAC registers, and all analog outputs update simultaneously.



## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The excellent linearity as well as low-noise and fast settling time makes the DAC8881 a strong performer in applications such as automatic test equipment, precision instrumentation and data acquisition systems. Additionally, the energy saving feature of the device, through the PDN pin, significantly reduces power dissipation -- this mode reduces current consumption, as low as 25 µA with a 5-V supply.

### 8.1.1 Bipolar Operation Using The DAC8881

The DAC8881 is designed for single-supply operation; however, a bipolar output is also possible using the circuit shown in Figure 72. This circuit gives a bipolar output voltage of VOUT. When GAIN = 1, VOUT can be calculated using Equation 2:



Some pins are omitted for clarity.

### Figure 72. Bipolar Operation Using the DAC8881

$$V_{BIP}(CODE) = \left[1 + \frac{R_3}{R_2} + \frac{R_3}{R_1}\right] \times \frac{CODE}{65536} - \frac{R_3}{R_1} \times V_{REF}$$

(2)

Where:

 $V_{BIP}(CODE)$  = bipolar output voltage versus CODE from the OPA211.

CODE = 0 to 262143. This is the digital code loaded to the DAC.

 $V_{REF}$  = reference high voltage applied to the DAC8881.

As an example, a ±8-V output span can be achieved by using values of 5 V, 6.25 k $\Omega$ , 16.67 k $\Omega$ , and 10 k $\Omega$  for Vref, R1, R2, and R3 respectively.

## 8.2 Typical Application

## 8.2.1 DAC8881 Sample Hold Circuit



Figure 73. DAC8881 Sample and Hold Circuit

### 8.2.1.1 Design Requirements

The inherent architecture of the DAC8881, which consists of an R-2R architecture, enables great performance in regards to noise and accuracy, but at a cost of large glitch area. Glitch area, also known as glitch impulse area, is defined as the area associated with the overshoot or undershoot created by a code transition, and is generally quantified in Volt-seconds. Different code-to-code transitions produce different levels of glitch impulses. DACs with R-2R architectures produce large glitches during major-carry transitions.

There are two methods that can be used to reduce this glitch area:

- 1. Add an external RC Filter to the output of the DAC.
  - The low-pass filter helps attenuate high-frequency glitches that would normally propagate to the DAC output. Best practice is to use a small resistor value, as large resistance develops a large potential drop and reduces the voltage seen at the load. Capacitor values can be determined from the desired cutoff frequency of the low-pass filter, as well as settling time.
- 2. Another technique is to employ a Sample and Hold (S&H) circuit following the DAC output.
  - In its simplest form, the sample and hold circuit can be constructed from the following components: a capacitive element, output buffer, and switch. A schematic of the simplified S&H is shown in Figure 74.



Copyright © 2016, Texas Instruments Incorporated

Figure 74. Simplified Sample and Hold Circuit

## 8.2.1.2 Detailed Design Procedure

The Sample/Track and Hold modes of operation correspond to the state of the switch, which connects the DAC output to the hold capacitor  $C_H$ . In sample mode – also referred to as track mode -- the switch is closed, allowing the capacitor to charge or discharge to the sampled DAC output voltage. The operational amplifier is configured as a buffer, which tracks and relays the voltage seen across  $C_H$  to the output of the circuit. In hold mode, the switch opens, disconnecting  $C_H$  from the DAC output. The DAC is updated while the circuit is in hold mode, preventing any DAC major carry glitches from propagating to the S&H output. The capacitor retains the previous sampled voltage, and this value is buffered to the output of the circuit. In real circuits, switch leakage and operational amplifier input bias current must be considered as it will impact circuit performance. The switch is generally controlled by an external discrete or digital driver.



## **Typical Application (continued)**

Once the DAC glitch relays the switch closes and re-enters sample or track mode.

More information related to this circuit can be found in Sample & Hold Glitch Reduction for Precision Outputs Design Guide (TIDU022).

### 8.2.1.3 Application Curves

Glitch reduction and total unadjusted error (TUE) plots of the solution presented in *Sample & Hold Glitch Reduction for Precision Outputs Design Guide* (TIDU022) is shown in the following plots. The glitch area is reduced from 35.11 nVs to 2.01 nVs.



## 8.3 System Example

Figure 77 displays a typical serial interface that may be used when connecting the DAC8881 SPI serial interface to a (master) microcontroller. The setup for the interface is as follows: The microcontroller output SPI CLK drives the SCLK pin of the DAC8881, while the DAC8881 SDI pin is driven by the MOSI pin of the microcontroller. The CS pin of the DAC8881 can be asserted from a general program input/output pin of the microcontroller. When data are to be transmitted to the DAC8881, the CS pint is taken low. The data from the microcontroller is then transmitted to the DAC8881, totaling 24 bits latched into the DAC8881 device through the negative edge of SCLK. CS is then brought high after the completed write. The DAC8881 requires its data with the MSB as the first bit received.



Copyright © 2017, Texas Instruments Incorporated

Figure 77. Simplified Sample and Hold Circuit



## 9 Power Supply Recommendations

The DAC8881 can operate within the specified supply voltage range of 2.7 V to 5.5 V. The power applied to AVDD should be well regulated and low noise. Switching power supplies and DC-DC converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high frequency spikes. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. To further minimize noise from the power supply, a strong recommendation is to include a  $1-\mu$ F to  $10-\mu$ F capacitor and  $0.1-\mu$ F bypass capacitor. The current consumption on the AVDD pin, the short-circuit current limit, and the load current for the device is listed in *Electrical Characteristics*. The power supply must meet the aforementioned current requirements.

## 10 Layout

## 10.1 Layout Guidelines

A precision analog component requires careful layout, the list below provides some insight into good layout practices.

- All Power Supply pins should be bypassed to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 0.1 to 0.22 µF ceramic with a X7R or NP0 dielectric.
- Power supplies and VrefH/L bypass capacitors should be placed close to terminals to minimize inductance and optimize performance.
- A high-quality ceramic type NP0 or X7R is recommended for its optimal performance across temperature, and very low dissipation factor.
- The digital and analog sections should have proper placement with respect to the digital pins and analog pins
  of the DAC8881 device. The separation of analog and digital blocks will allow for better design and practice
  as it will ensure less coupling into neighboring blocks, and will minimize the interaction between analog and
  digital return currents.

## **10.2 Layout Example**



Figure 78. DAC8881 Basic Layout Example



## 11 Device and Documentation Support

## **11.1 Documentation Support**

## 11.1.1 Related Documentation

For related documentation see the following:

- DAC8881 Evaluation Module (SLAU257)
- Sample & Hold Glitch Reduction for Precision Outputs Design Guide (TIDU022)

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 11.4 Trademarks

DSP, E2E are trademarks of Texas Instruments. SPI, QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor. All other trademarks are the property of their respective owners.

## 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC8881SRGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	(6) NIPDAU	Level-2-260C-1 YEAR	-40 to 105	DAC 8881	Samples
DAC8881SRGETG4	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	DAC 8881	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **RGE0024B**



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RGE0024B**

# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RGE0024B**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated