November 2002 Revised October 2006

SEMICONDUCTOR®

20-Bit Bus Switch with Precharged Outputs and –2V Undershoot Protection

General Description

FAIRCHILD

The Fairchild Switch FSTU32X800 provides 20-bits of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. The A and B Ports are protected against undershoot to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHC®) senses undershoot at the I/O and responds by preventing voltage differentials from developing and turning the switch on. The device also precharges the B Port to a selectable bias voltage (BiasV) to minimize live insertion noise.

The device is organized as two 10-bit switches with a bus enable (\overline{OE}_n) signal. When \overline{OE}_n is LOW, the switch is ON and Port A is connected to Port B. When \overline{OE}_n is HIGH, the switch is OPEN and the B Port is precharged to BiasV through an equivalent 10-k Ω resistor.

Features

- \blacksquare 4 Ω switch connection between two ports
- Undershoot Hardened to -2.0V
- Soft enable turn-on to minimize bus-to-bus charge sharing during enable
- Low I_{CC}
- Zero bounce in flow-through mode
- Output precharge to minimize live insertion noise
- Control inputs compatible with TTL level
- See Applications Note AN-5008 for details

Ordering Code:

| Order Number | Package Number | Package Description |
|---------------------------|-------------------|--|
| FSTU32X800QSP | MQA48A | 48-Lead Quarter Size Very Small Outline Package (QVSOP), JEDEC MO-154, 0.150" Wide |
| Devices also available in | Tape and Reel. | Specify by appending the suffix letter "X" to the ordering code. |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | nild Semiconductor Corporation. |





| Connection Diagram | | | | | | | |
|--|--|--|--|--|--|--|--|
| Connection | Diagram | 48 - VCC 47 - B0 46 - B1 45 - B2 44 - B3 43 - B4 42 - B5 | | | | | |
| Α ₆ — Α ₇ — Α ₈ — Α ₉ — GND — ΘΈ ₂ — | 9 10 11 12 13 | $\begin{array}{ccc} 4 & 1 & - B_6 \\ 4 & 0 & - B_7 \\ 3 & - B_8 \\ 3 & - B_9 \\ 3 & - B_9 \\ 3 & - BiasV_1 \\ \end{array}$ | | | | | |
| A10 | 14 15 16 17 18 19 20 21 22 | 36 - V _{CC} 35 - B ₁₀ 34 - B ₁₁ 33 - B ₁₂ 32 - B ₁₃ 31 - B ₁₄ 30 - B ₁₅ 29 - B ₁₆ 28 - B ₁₇ 27 - B ₁₈ | | | | | |
| A ₁₉ — GND — | 23 24 | 26 — B ₁₉ 25 — BiasV ₂ | | | | | |

Pin Descriptions

| Pin Name | Description | | | |
|--------------------|--------------------|--|--|--|
| OEn | Bus Switch Enable | | | |
| A | Bus A | | | |
| В | Bus B | | | |
| BiasV _n | Bus B Voltage Bias | | | |

Truth Table

| OEn | B ₀ –B ₁₉ | Function |
|-----|---------------------------------|-----------|
| L | A ₀ -A ₁₉ | Connect |
| н | BiasV | Precharge |

Absolute Maximum Ratings(Note 1)

| Supply Voltage (V _{CC}) | -0.5V to +7.0V |
|--|------------------|
| DC Switch Voltage (V _S) | -2.0V to +7.0V |
| Bias V Voltage Range | -0.5V to +7.0V |
| DC Input Voltage (VIN) (Note 2) | -0.5V to +7.0V |
| DC Input Diode Current (I _{IK}) V_{IN} < 0V | –50 mA |
| DC Output (IOUT) Sink Current | 128 mA |
| DC V _{CC} /GND Current (I _{CC} /I _{GND}) | +/- 100 mA |
| Storage Temperature Range (T _{STG}) | –65°C to +150 °C |
| | |

Recommended Operating Conditions (Note 3)

| () | |
|--|------------------|
| Power Supply Operating (V_{CC}) | 4.0V to 5.5V |
| Precharge Supply (BiasV) | 1.5V to V_{CC} |
| Input Voltage (V _{IN}) | 0V to 5.5V |
| Output Voltage (V _{OUT}) | 0V to 5.5V |
| Input Rise and Fall Time (t_r, t_f) | |
| Switch Control Input | 0 ns/V to 5 ns/V |
| Switch I/O | 0 ns/V to DC |
| Free Air Operating Temperature (T _A) | –40 °C to +85 °C |

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float.

| | | v | T _A = | –40 °C to + | 85 °C | | | |
|-------------------|---------------------------------------|------------------------|-------------------------|-----------------|-------|-------|--|--|
| Symbol | Parameter | V _{CC} (V) | Min | Typ (Note 4) | Max | Units | Conditions | |
| V _{IK} | Clamp Diode Voltage | 4.5 | | | -1.2 | V | I _{IN} = -18 mA | |
| V _{IH} | HIGH Level Input Voltage | 4.0 - 5.5 | 2.0 | | | V | | |
| VIL | LOW Level Input Voltage | 4.0 - 5.5 | | | 0.8 | V | | |
| l _l | Input Leakage Current | 5.5 | | | ±1.0 | μΑ | $0 \le V_{IN} \le 5.5V$ | |
| Io | Output Current | 4.5 | 0.25 | | | mA | BiasV = 2.4V, B = 0 | |
| I _{OZ} | OFF-STATE Leakage Current | 5.5 | | | ±1.0 | μΑ | $0 \leq A \leq V_{CC}, \ V_{IN} = V_{IH}$ | |
| R _{ON} | Switch On Resistance | 4.5 | | 4.0 | 7.0 | Ω | $V_S = 0V$, $I_{IN} = 64 \text{ mA}$ | |
| | (Note 5) | 4.5 | | 4.0 | 7.0 | Ω | $V_{S} = 0V$, $I_{IN} = 30 \text{ mA}$ | |
| | | 4.5 | | 8.0 | 15.0 | Ω | $V_{S} = 2.4V, I_{IN} = 15 \text{ mA}$ | |
| | | 4.0 | | 11.0 | 20.0 | Ω | $V_{S} = 2.4V, I_{IN} = 15 \text{ mA}$ | |
| I _{CC} | Quiescent Supply Current (Note 6) | 5.5 | | | 3.0 | μA | $V_{S} = V_{CC}$ or GND, $I_{OUT} = 0$ | |
| ΔI_{CC} | Increase in I _{CC} per Input | 5.5 | | | 2.5 | mA | OE Input at 3.4V | |
| | (Note 7) | | | | | | Other Inputs at V_{CC} or GND | |
| I _{BIAS} | Bias Pin Leakage Current | 5.5 | | | ±1.0 | μΑ | $\overline{OE} = 0V, B = 0V, BiasV = 5.5V$ | |
| I _{OZU} | Switch Undershoot Current | 5.5 | | | 100.0 | μΑ | $I_{IN} = -20$ mA, $\overline{OE} = 5.5$ V, $V_{OUT} \ge V_{IH}$ | |
| V _{IKU} | Voltage Undershoot | 5.5 | | | -2.0 | V | 0.0 mA \ge I _{IN} \ge -50 mA, $\overline{\text{OE}}$ = 5.5V | |

DC Electrical Characteristics

Note 4: Typical values are at V_{CC} = 5.0V and T_A = +25 $^\circ C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 6: Per $V_{CC}\ pin.$

Note 7: Per TTL driven inputs, control pins only.

FSTU32X800

www.fairchildsemi.com

| $\mathbf{}$ |
|--------------|
| ¥ |
| 0 |
| œ |
| \sim |
| \sim |
| \mathbf{n} |
| ŝ |
| |
| F |
| Ś |
| ш |

AC Electrical Characteristics

| | | $T_{A} = -40 \text{ °C to } +85 \text{ °C},$ $C_{L} = 50 \text{ pF, RU} = \text{RD} = 500\Omega$ | | | | | Conditions | |
|--|---|--|------|-----------------|------|-------|--------------------------------------|-----------------|
| Symbol | Parameter | | | | | Units | | Figure |
| | Farameter | $V_{CC}=4.5-5.5V$ | | $V_{CC} = 4.0V$ | | Units | Conditions | Number |
| | | Min | Max | Min | Max | | | |
| t _{PHL} , t _{PLH} | Propagation Delay Bus to Bus (Note 8) | | 0.25 | | 0.25 | ns | V _I = OPEN | Figures 1, 2 |
| t _{PZH} | Output Enable Time \overline{OE}_1 , \overline{OE}_2 , to A _n , B _n | 7.0 | 30.0 | | 35.0 | ns | V _I = OPEN BiasV = GND | Figures |
| t _{PZL} | - | 7.0 | 30.0 | | 35.0 | ns | V _I = 7V BiasV = 3V | 1, 2 |
| t _{PHZ} | $\frac{\text{Output Disable Time}}{\overline{\text{OE}}_1, \overline{\text{OE}}_2, \text{ to } A_n, B_n}$ | 1.0 | 6.1 | | 6.5 | ns | V _I = OPEN BiasV = GND | Figures |
| t _{PLZ} | | 1.0 | 7.3 | | 6.8 | ns | V _I = 7V BiasV = 3V | 1, 2 |

Note 8: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 9)

| Symbol Parameter | | Тур | Max | Units | Conditions |
|------------------|-------------------------------|-----|-----|-------|--------------------------------|
| C _{IN} | Control Pin Input Capacitance | 3.0 | | pF | $V_{CC} = 5.0V$ |
| C _{I/O} | Input/Output Capacitance | 5.0 | | pF | $V_{CC}, \overline{OE} = 5.0V$ |

Note 9: $T_A=+25^\circ C,\, f=1$ MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in $50\Omega,~RU=RD=500\Omega$ Note: C_L includes load and stray capacitance, $C_L=50~pF$

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit



www.fairchildsemi.com



www.fairchildsemi.com