


The SPC18P8LM4H-1 is a miniature, high-performance, low power, bottom port silicon digital microphone with a single bit PDM output. Using Knowles' proven high performance SiSonic™ MEMS technology, the SPC18P8LM4H-1 consists of an acoustic sensor, a low noise input buffer, and a sigma-delta modulator. These devices are suitable for applications such as cellphones, smart phones, laptop computers, sensors, digital still cameras, portable music recorders, and other portable electronic devices where excellent wideband audio performance and RF immunity are required. In addition, the SPC18P8LM4H-1 offers multiple performance modes.




ABSOLUTE MAXIMUM RATINGS

Table 1: Absolute Maximum Ratings

Parameter	Absolute Maximum Rating	Units
Vdd to Ground	-0.5, +5.0	V
DATA, CLOCK, SELECT to Ground	-0.3, +5.0	V
Input Current	±5	mA
Short Circuit to/from DATA	Indefinite to Ground or Vdd	sec
Storage Temperature	-40 to +100	°C
Operating Temperature	-40 to +100	°C

Stresses exceeding these "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation at these or any other conditions beyond those indicated under "Acoustic & Electrical Specifications" is not implied. Exposure beyond those indicated under "Acoustic & Electrical Specifications" for extended periods may affect device reliability.



PRODUCT FEATURES

- Low Distortion / High AOP
- Low Current Consumption in Low-Power Mode
- Flat Frequency Response
- High Drive Capability
- RF Shielded
- Bottom Port
- Sensitivity Matching
- Supports Dual Multiplexed Channels
- Multiple Performance Modes (Sleep, Low-Power, Normal)
- Ultra-Stable Performance
- Omnidirectional
- Standard SMD Reflow
- LGA Package

TYPICAL APPLICATIONS

- Portable Electronics
- Cellphones
- Laptop Computers
- Tablets
- Digital Still Cameras
- Portable Music Recorders





ACOUSTIC & ELECTRICAL SPECIFICATIONS¹

Table 2: General Microphone Specifications

Test Conditions: 23 ±2°C, 55±20% R.H., Vdd=1.8 V, Tedge ≤ 3ns, unless otherwise indicated

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Supply Voltage	Vdd		1.65	1.8	3.6	V
Low Frequency Rolloff	LFRO	-3dB relative to 1 kHz	-	25	-	Hz
High Frequency Flatness		+3dB relative to 1 kHz	-	20	-	kHz
Resonant Frequency Peak	Fres	Free Field response	-	37	-	kHz
DC Offset		Fullscale = ±100	-1	-	0.1	% FS
Directivity			Omnidirecti	onal		
Polarity		Increasing sound pressure	Increasing	density of 1's		
Data Format			½ Cycle PD	DM		
Sensitivity Drop		$Vdd(min) \le Vdd \le Vdd(max)$	-	-	±0.25	dB
Clock Input Capacitance	Cin		-	15	-	pF
Data Output Capacitance	Cout		-	55	-	pF
Data Output Load	Cload		-	-	105	pF
SELECT (high)			Vdd-0.2	-	3.6	V
SELECT (low)			-0.3	-	0.2	V
Short Circuit Current	Isc	Grounded DATA pin	1	-	20	mA
Fall-asleep Time ^{3,4}		Fclock < 250kHz	-	-	10	ms
Wake-up Time ^{3,5}		Fclock ≥ 500kHz	-	-	35	ms
Startup Time ³		Powered Down → Active, S within 1 dB of final value	-	-	35	ms
Time to First Data Bit ⁶		Time from valid Vdd and CLK until the first logical bit is driven on the DATA line. The output is tristate until First Data Bit.		4	-	ms
Mode-Change Time ^{3, 6}		Low Power Mode ⇔ Normal Mode	-	-	17	ms





Table 3: Normal Mode

Test Conditions: $23 \pm 2^{\circ}$ C, $55 \pm 20^{\circ}$ R.H., Vdd=1.8 V, Fclock = 2.4 MHz (D.C. = 50°), OSR=64, Tedge ≤ 3 ns, SELECT grounded, no load, unless otherwise indicated

Parameter	Symbol	Conditions	Min	Тур	Max	Units
		Fclock = 1.2 MHz	-	550	600	
		Fclock = 1.536 MHz	_	640	700	
Supply Current ²	Idd	Fclock = 2.4 MHz	690	865	1050	μA
		Fclock = 3.072 MHz	_	1050	1160	
		Fclock = 4.8 MHz	_	1540	1675	
Sensitivity	S	94 dB SPL @ 1 kHz	-27	-26	-25	dBFS
		94 dB SPL @ 1 kHz, A-weighted, Fclock = 1.2 MHz	-	65	-	
		94 dB SPL @ 1 kHz, A-weighted, Fclock = 1.536 MHz	_	65	-	
Signal to Noise Ratio	SNR	94 dB SPL @ 1 kHz, A-weighted, Fclock = 2.4 MHz	_	65	-	dB(A)
		94 dB SPL @ 1 kHz, A-weighted, Fclock = 3.072 MHz	_	65	-	
		94 dB SPL @ 1 kHz, A-weighted, Fclock = 4.8 MHz	_	65	-	
Near-Ultrasonic SNR		94 dB SPL, @ 19 kHz , BW = 18.5 - 20.0 kHz	-	79	-	dB
	THD	94 dB SPL @ 1 kHz	-	0.03	-	%
Total Harmonic Distortion	טחו	115 dB SPL @ 1 kHz	_	0.2	-	70
		1% THD @ 1 kHz, S = typ	-	119	-	dB SPL
Acoustic Overload Point	AOP	10% THD @ 1 kHz, S = typ	-	122	-	dB SPL
Power Supply Rejection Ratio	PSRR	200 mVpp sinewave @ 1 kHz	-	80	-	dB V/FS
Power Supply Rejection	PSR+N	200 mVpp 7/8 duty cycle rectangular waveform @ 217 Hz, A-weighted	-	-90	-	dBFS(A)

Table 4: Low-Power Mode

Test Conditions: 23 ±2°C, 55±20% R.H., Vdd=1.8 V, Fclock = 768 kHz (D.C. = 50%), OSR=48, Tedge ≤ 3ns, SELECT grounded, no load, unless otherwise indicated

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Supply Current ²	Idd		240	260	310	μA
Sensitivity	S	94 dB SPL @ 1 kHz	-27	-26	-25	dBFS
Signal to Noise Ratio	SNR	94 dB SPL @ 1 kHz, A-weighted (BW = 8 kHz)	- 4	62	-	dB(A)
Total Harmonic Distortion	THD	94 dB SPL @ 1 kHz	-	0.03	-	%
Total Harmonic Distortion		1% THD @ 1 kHz, S = typ	-	118	-/	dB SPL
Acoustic Overload Point	AOP	10% THD @ 1 kHz, S = typ	-//	121	- /	dB SPL
Power Supply Rejection Ratio	PSRR	200 mVpp sinewave @ 1 kHz	- A	80	-	dBV/FS
Power Supply Rejection	PSR+N	200 mVpp 7/8 duty cycle rectangular waveform @ 217 Hz, A-weighted	-	-85	-	dBFS(A)





Table 5: Sleep Mode

Test Conditions: 23 ±2°C, 55±20% R.H., Vdd=1.8 V, Fclock = 0 Hz, SELECT grounded, no load, unless otherwise indicated

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Sleep Current	Isleep		-	40	55	μΑ

¹ Sensitivity and Supply Current are 100% tested.

Table 6: Digital Interface

Test Conditions: 23 \pm 2°C, 55 \pm 20% R.H., Vdd=1.8 V, Tedge \leq 3ns, unless otherwise indicated

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Logic Input High ⁷	Vih		0.65xVdd	-	3.6	V
Logic Input Low ⁷	Vil		-0.3	-	0.35xVdd	V
Logic Output High ⁷	Voh	I _{OUT} = 2 mA	Vdd-0.45	-	Vdd	V
Logic Output Low ⁷	Vol	I _{OUT} = 2 mA	0	-	0.45	V
Low→High Threshold ⁸	VI-h		-	-	0.65xVdd	V
High→Low Threshold ⁸	Vh-l		0.35xVdd	-	-	V
Hysteresis Width ⁸	Vhyst		0.05xVdd	-	0.20xVdd	V
		Sleep Mode	0	-	250	4-11-
Clock Frequency ⁷	Fclock	Low-Power Mode	500	-	900	kHz
		Normal Mode	1.1	-	4.8	MHz
Clock Duty Cycle	D.C.		40	50	60	%
Delay Time to Data Line Driven ⁷	Tdd		18	-	35	ns
Delay Time to Valid Data ⁷	Tdv	Max Cload	-	-	100	ns
Delay Time to High Z ⁷	Tdz		5	-	16	ns
Hold Time ⁷	Thold	Thold, as observed by the input device, will be dependent on Cload	5	-		ns

⁷ See Figure 1: Timing Diagram.



² Idd varies with Cload according to: Δ Idd = 0.5*Vdd* Δ Cload*Fclock.

³ Valid microphones states are: Powered Down Mode (mic off), Sleep Mode (low current, DATA = high-Z, fast startup), Low-Power Mode (low clock speed) and Normal Mode.

 $^{^4}$ Time from Fclock < 250 kHz to Isleep specification is met when transitioning from Active Mode to Sleep Mode.

 $^{^{5}}$ Time from Fclock \geq 500 kHz to all applicable specifications are met when transitioning from Sleep Mode to Active Mode.

⁶ Audio is temporarily muted during the transition between any microphone state.

⁸ See Figure 2: Hysteresis Diagram.



Figure 1: Timing Diagram




Figure 2: Hysteresis Diagram




Figure 3: State Diagram




Figure 4: Typical Stereo Application Circuit





Figure 5: Typical Single-Microphone Application Circuit



NOTES

All Ground pins must be connected to ground.

If necessary to improve RF performance, optional series components (resistors, ferrites, etc.) should be placed closest to the microphone pads.

Bypass capacitors should be placed near each Vdd pin for best performance. Capacitors near the microphone should not contain Class 2 dielectrics due to their piezoelectric effect.

Table 7: SELECT Functionality

Microphone	SELECT	Asserts DATA on	Latch DATA on
Mic (High)	Vdd	CLK rising edge	CLK falling edge
Mic (Low)	Ground	CLK falling edge	CLK rising edge






PERFORMANCE CURVES

Test Conditions: 23 ±2°C, 55±20% R.H., Vdd=1.8 V, Fclock = 2.4 MHz, SELECT grounded, no load, unless otherwise indicated

Figure 6: Typical Free Field Magnitude and Masks



 USL
 -1
 1
 1
 1
 0
 1
 1
 1
 1
 1

 LSL
 -5
 -1.5
 -1
 -1
 -1
 0
 -1
 -1
 -1
 -1
 -1

Figure 7: Typical THD vs SPL




Figure 8: Typical Phase and Group Delay




Figure 9: Typical THD vs Frequency








Figure 10: Typical Free Field Ultrasonic Response




Figure 11: Typical Idd vs Vdd




Figure 12: Noise Floor Power Spectral Density







Figure 13: Typical PSRF






MECHANICAL SPECIFICATIONS









Item	Dimension	Tolerance
Length (L)	3.5	±0.10
Width (W)	2.0	±0.10
Height (H)	1.0	±0.10
Acoustic Port (AP)	Ø0.325	±0.05
PCB Thickness (T)	0.290	±0.045

Pin#	Pin Name	Туре	Description
1	Vdd	Power	Power Supply
2	SELECT	Digital I	Lo/Hi (L/R) Select Connect to Vdd or GND
3	GROUND	Power	Ground
4	CLOCK	Digital I	Clock Input
5	DATA	Digital O	PDM Output


Example Land Pattern



Example Solder Stencil Pattern



NOTES



Pick Area only extends to 0.25 mm of any edge or hole unless otherwise specified.

Dimensions are in millimeters unless otherwise specified.


Tolerance is ± 0.15 mm unless otherwise specified

In the acoustic path, the recommended PCB Hole Diameter is $0.6 \le D \le 1.0$ mm, the recommended Gasket Cavity Diameter is $D \ge 1.0$ mm and the recommended Case Hole Diameter is $1.0 \le D \le 1.5$ mm. Further optimizations based on application should be performed.






PACKAGING & MARKING DETAIL



Model Number	Suffix	Reel Diameter	Quantity Per Reel
SPC18P8LM4H-1	-8	13"	5900

Component	Surface Resistance (ohms)
Reel	10 ⁵ - 10 ⁹
Carrier Tape	10 ⁵ - 10 ⁹
Cover Tape	10 ⁴ - 10 ¹⁰



Letter: "o", orientation mark (pin 1)

Date Code YWW:

"Y": Last digit of year

"WW": Work week

AA = Internal Knowles Code

F = Factory Location:

"M": Knowles Factory KEM3

"C": Knowles Factory KES2

"P": Knowles KEI

2D barcode "ABCDEFGHJKLMNPQRSTUVWXYZ0123456789": Unique Job Identification Number for product traceability

NOTES:

Dimensions are in millimeters unless otherwise specified.

Vacuum pickup only in the pick area indicated in Mechanical Specifications.

Tape & reel per EIA-481.


Labels applied directly to reel and external package.

Shelf life: Twelve (12) months when devices are stored in the factory-supplied, unopened ESD moisture sensitive bag under the maximum environmental conditions of 30°C, 70% R.H.





RECOMMENDED REFLOW PROFILE



Profile Feature	Pb-Free
Average Ramp-up rate (T _{SMAX} to T _P)	3°C/second max.
Preheat Temperature Min (T _{SMIN}) Temperature Max (T _{SMAX}) Time (T _{SMIN} to T _{SMAX}) (t _S)	150°C 200°C 60-180 seconds
Time maintained above: Temperature (T _L) Time (t _L)	217°C 60-150 seconds
Peak Temperature (T _P)	260°C
Time within 5°C of actual Peak Temperature (t _P)	20-40 seconds
Ramp-down rate (T _P to T _{SMAX})	6°C/second max
Time 25°C to Peak Temperature	8 minutes max

NOTES

Based on IPC/JDEC J-STD-020 Revision C.

All temperatures refer to topside of the package, measured on the package body surface.

The actual reflow profile used should be optimized based on the reflow requirements of all components, board design, solder paste formulation and reflow equipment used. Details of recommended handling and manufacturing processes can be found in AN25 SMT Manufacturing Guidelines for SiSonic™ Microphones.

ADDITIONAL NOTES

- (A) MSL (moisture sensitivity level) Class 1.
- (B) Maximum of 3 reflow cycles is recommended.
- (C) In order to minimize device damage:
 - Do not board wash or clean after the reflow process.
 - Do not brush board with or without solvents after the reflow process.
 - Do not directly expose to ultrasonic processing, welding, or cleaning.
 - Do not insert any object in port hole of device at any time.
 - Do not apply over 30 psi of air pressure into the port hole.
 - Do not pull a vacuum over port hole of the microphone.
 - Do not apply a vacuum when repacking into sealed bags at a rate faster than 0.5 atm/sec.
 - Do not directly expose to vapor phase soldering.





MATERIALS STATEMENT

Meets the requirements of the European RoHS directive 2011/65/EC as amended.

Meets the requirements of the industry standard IEC 61249-2-21:2003 for halogenated substances and Knowles Green Materials Standards Policy section on Halogen-Free.

Product is Beryllium Free according to limits specified on the Knowles Hazardous Material List (HSL for Products).

Ozone depleting substances are not used in the product or the processes used to make the product, including compounds listed in Annex A, B, and C of the "Montreal Protocol on Substances That Deplete the Ozone Layer.

RELIABILITY SPECIFICATIONS

Test	Description	
Thermal Shock	100 cycles of air-air thermal shock from -40°C to +125°C with 15 minute soaks (IEC 68-2-14)	
High Temperature Storage	+105°C, 1,000 hours per JESD22-A103 (See Notes)	
Low Temperature Storage	-40°C, 1,000 hours per JESD22-A119 (See Notes)	
High Temperature Bias	+140°C, 168 hours (equivalent to +105°C, 1,000 hours per JESD22-A108)	
Low Temperature Bias	-55°C, 168 hours (equivalent to -40°C, 1,000 hours per JESD22-A108)	
Temperature/Humidity Bias	+85°C/85% R.H., 1,000 hours (JESD22-A101A-B)	
Vibration	16 minutes in each X, Y, Z axis from 20 to 2,000 Hz with peak acceleration of 20g (MIL STD-883e, Method 2007.2, Condition A)	
ESD-HBM	3 discharges at ±2kV direct contact to I/O pins (ANSI/ESDA/JEDEC JS-001-2014)	
ESD-HMM	10 discharges at ±8kV direct contact to lid when unit is grounded (ANSI/ESD SP5.6-2009)	
ESD-CDM	3 discharges at ±500V (ANSI/ESDA/JEDEC JS-002-2014)	
Reflow	5 reflow cycles with peak temperature of +260°C (JEDEC 22-A113F)	
Mechanical Shock	3 pulses of 12,000g in each of the X, Y, and Z directions (IEC 68-2-27 Test Ea)	

NOTES

Microphones meet all acoustic and electrical specifications before and after reliability testing, except sensitivity which can deviate up to 3dB.

After 3 reflow cycles, the sensitivity of the microphones shall not deviate more than 1 dB from its initial value.

Temperature Storage testing is covered by Temperature Bias testing as Ta = Tj for Knowles Microphones.





SPECIFICATION REVISIONS

Revision	Specification Changes	Date
А	Initial Release (ECR 21-4224)	3/4/21

Information contained herein is subject to change without notice. It may be used by a party at their own discretion and risk. We do not guarantee any results or assume any liability in connection with its use. This publication is not to be taken as a license to operate under any existing patents.

