

WM0011

General Purpose Low-Power Audio DSP

DESCRIPTION

WM0011 Audio DSP provides Wolfson HD audio quality, with a power-budget targeted at handheld battery-powered audio devices.

WM0011 combines the advanced Tensilica HiFi EP[™] audio DSP with an I/O and peripheral set optimized for flexible integration into smartphones, tablets and other portable consumer electronics devices. WM0011 is ideal for extremely power-efficient implementations of advanced voice enhancement, telephony noise reduction, voice and music CODECs and general audio enhancement.

A very wide range of audio CODECs, voice CODECs and third-party algorithms from such companies as Waves Audio, SRS Labs and Dolby are available, providing a rich portfolio of audio-processing options that can be integrated into a device with no additional software development.

WM0011 comes in a space-saving 3x3mm 49-ball W-CSP package with 0.4mm pitch.

APPLICATIONS

- Wireless audio devices headsets, microphones, speakerphones
- Portable media devices
- Automotive
- General purpose digital signal processor for consumer audio applications
- Smartphones

FEATURES

- 260MHz Tensilica HiFi EP™ 24-bit audio digital signal processor
 - C-programmable with advanced debugging and profiling tool set
 - 256kB local RAM memory
 - 36kB Instruction / Data cache memory
 - 384kB general-purpose system RAM
 - Flexible boot options with 32kB boot ROM
 - 32 Channel DMA
 - XTAL or CMOS clock input
 - Low-power programmable PLL
- Security
 - Support for HW Authentication
 - Random Number Generator (RNG) to assist security algorithms
- Peripherals
 - SPI Master / Slave interface
 - 3 x multi-channel AIF interfaces, including I²S and TDM
 - UART
 - I²C Master
 - I²C Slave
 - 3 x 32-bit general-purpose timer modules
 - Watchdog timer
 - On-chip JTAG debug unit and trace buffer
 - GPIO
- Software-defined standby modes for extended battery life

BLOCK DIAGRAM





TABLE OF CONTENTS

DESCRIPTION	1
APPLICATIONS	1
FEATURES	1
BLOCK DIAGRAM	
TABLE OF CONTENTS	
PIN CONFIGURATION	-
ORDERING INFORMATION	
ABSOLUTE MAXIMUM RATINGS	
RECOMMENDED OPERATING CONDITIONS	
THERMAL PERFORMANCE	. 14
ELECTRICAL CHARACTERISTICS	. 15
TYPICAL POWER CONSUMPTION	. 16
SIGNAL TIMING REQUIREMENTS	. 17
SYSTEM CLOCK & PHASE LOCKED LOOP (PLL)	17
AUDIO INTERFACE (AIF) TIMING	18
DIGITAL AUDIO INTERFACE – MASTER MODE	18
DIGITAL AUDIO INTERFACE – SLAVE MODE	19
SPI INTERFACE TIMING	20
SPI INTERFACE – MASTER MODE	20
SPI INTERFACE – SLAVE MODE	
CONTROL INTERFACE (I2C) TIMING	
DEVICE DESCRIPTION	
INTRODUCTION	
BLOCK DIAGRAM	
DESCRIPTION OF MODULES	
BOOT ROM	
TIGHTLY-COUPLED MEMORY (TCM) RAM	
TENSILICA HIFI EP [™] DSP CORE	
TIMER MODULE	
GPIO MODULE	
IRQC MODULE	
I ² C MASTER AND SLAVE MODULE	
PLL MODULE	
AUDIO INTERFACE (AIF) MODULES	
SPI MODULE	
FUSE MODULE	27
DMA MODULE	
TRAX TRACE BUFFER MODULE	27
JTAG MODULE	
ON-CHIP DEBUG MODULE	28



POWER-ON AND RESET CONTROL	29
POWER ON RESET	29
HARDWARE RESET	
WARM RESET	
SOFTWARE RESET	
JTAG RESET	
BOOT SEQUENCE CONTROL	
SOFTWARE / CONFIGURATION DOWNLOAD	
CODE HEADER DOWNLOAD	
BOOT STATUS AND ERROR REPORTING	
BOOT SEQUENCE FLOW DIAGRAMS	
INTERRUPTS	
MEMORY MAP	42
CLOCKING	43
CRYSTAL OSCILLATOR	45
PHASE LOCKED LOOP (PLL)	
CORE DEVICE PERIPHERALS	
CCM - CHIP CONFIGURATION MODULE	Τ Ο // Q
CCM FEATURES	
CLOCKING CONTROL	
GPIO / STANDBY DE-BOUNCE	
SLEEP / WAKE-UP CONTROL	
AIF BYPASS MODE	
CCM_CONTROL – GENERAL CONTROL REGISTER	
CCM_STATUS – GENERAL STATUS REGISTER	
CCM_GPIO_SEL - PORT SELECT REGISTER	
CCM_CLK_CTRL1 - CLOCK CONTROL 1 REGISTER	
CCM_CLK_CTRL2 - CLOCK CONTROL 2 REGISTER	
CCM_CLK_CTRL3 - CLOCK CONTROL 3 REGISTER	62
CCM_PLL_LOCK_CTRL – PLL LOCK DETECT CONTROL REGISTER	.63
CCM_CLK_ENA – CLOCK ENABLE REGISTER	
CCM_SOFTRST – SOFTWARE RESET REGISTER	
CCM_WKUP_CTRL – CHIP WAKEUP CONTROL REGISTER	
CCM_DB_STBY – STANDBY DE-BOUNCE CONTROL REGISTER	.70
CCM_DB_GINT1 – GINT1 DE-BOUNCE CONTROL REGISTER	
CCM_DB_GINT2 – GINT2 DE-BOUNCE CONTROL REGISTER	
CCM_SCRATCH1 – SCRATCHPAD 1 REGISTER	
CCM_SCRATCH2 – SCRATCHPAD 2 REGISTER	
CCM_SCRATCH3 – SCRATCHPAD 3 REGISTER	
CCM_SCRATCH4 – SCRATCHPAD 4 REGISTER	
CCM_IOCTRL1 – I/O CONTROL 1 REGISTER	
CCM_IOCTRL2 – I/O CONTROL 2 REGISTER	
CCM_IOCTRL3 – I/O CONTROL 3 REGISTER	
CCM_IOCTRL4 – I/O CONTROL 4 REGISTER	
CCM_IOCTRL5 – I/O CONTROL 5 REGISTER	
CCM_IOCTRL6 – I/O CONTROL 6 REGISTER	81



CCM_IOCTRL7 – I/O CONTROL 7 REGISTER	83
CCM_IOCTRL8 – I/O CONTROL 8 REGISTER	
CCM IOCTRL9 – I/O CONTROL 9 REGISTER	
CCM IOCTRL10 – I/O CONTROL 10 REGISTER	86
CCM IOCTRL11 – I/O CONTROL 11 REGISTER	
TIMER DESCRIPTION	
TIMER INTERRUPTS	
TIMER REGISTER MAP	
TMR PRESCALE – TIMER PRESCALE REGISTER	
TMR_MAX_CNT – TIMER MAXIMUM COUNT REGISTER	
TMR_CUR_CNT – TIMER CURRENT COUNT REGISTER	
TMR_CTRL – TIMER CONTROL REGISTER	
TMR INT STATUS – TIMER INTERRUPT STATUS REGISTER	
I ² C INTERFACE MODULE	
I2C FEATURES	
I2C TRANSFERS	
I2C INTERRUPTS	
I2C REGISTER MAP	
I2C_CFG – I ² C CONFIGURATION REGISTER	
I2C STATUS – I2C STATUS REGISTER	
120_{-} INT CTRL – 1^{2} C INTERRUPT CONTROL REGISTER	
I2C_MCTRL – I ² C MASTER ACCESS CONTROL REGISTER	
$12C$ MRXDATA – $1^{2}C$ MASTER RECEIVE DATA REGISTER	
$12C$ MTXDATA – $1^{2}C$ MASTER TRANSMIT DATA REGISTER	
I_{2C} BAUD – I^{2} C BAUD RATE REGISTER	
$12C$ SRXDATA – $1^{2}C$ SLAVE RECEIVE DATA REGISTER	
$12C$ STXDATA – I^2C SLAVE TRANSMIT DATA REGISTER	
I2C_SLV_ADDR – I ² C SLAVE ADDRESS REGISTER	
FUSE MEMORY	
FUSE MEMORY DEFINITION	
CYCLIC REDUNDANCY CHECK (CRC)	
SOFTWARE AUTHENTICATION	
GENERAL PURPOSE INPUT/OUTPUT (GPIO) MODULE	113
GPIO FEATURES	
INPUT / OUTPUT CONTROL	
LEVEL/EDGE INTERRUPT CONTROL	
GPIO INTERRUPTS	
GPIO REGISTER MAP	
GPIO OUT – GPIO OUTPUT REGISTER	
GPIO IN – GPIO INPUT REGISTER	
GPIO DIR – GPIO DIRECTION REGISTER	
GPIO_INV – GPIO INVERSION REGISTER	
EDGE DETECTION	
GPIO EDGE0 – GPIO EDGE DETECTION 0 REGISTER	
GPIO_EDGE1 – GPIO EDGE DETECTION 1 REGISTER	
GPIO INT CTRL – GPIO INTERRUPT CONTROL REGISTER	
GPIO_INT_CLR – GPIO INTERRUPT CLEAR REGISTER	
GPIO_INT_MSK – GPIO INTERRUPT MASK REGISTER	
GPIO_INT_VECT – GPIO INTERRUPT VECTOR REGISTER	
GPIO_INT_STS – GPIO INTERRUPT STATUS REGISTER	124
INTERRUPT CONTROLLER (IRQC) MODULE	
INTERRUPT CONTROLLER (IRQC) FEATURES	
INPUT / OUTPUT CONTROL	



LEVEL/EDGE INTERRUPT CONTROL	125
IRQC MODULE INTERRUPTS	126
IRQC MODULE REGISTER MAP	128
IRQC_OUT – IRQ OUTPUT REGISTER	128
IRQC_IN – IRQ INPUT REGISTER	129
IRQC DIR – IRQ DIRECTION REGISTER	129
IRQC INV – IRQ INVERSION REGISTER	130
EDGE DETECTION	
IRQC EDGE0 – IRQ EDGE DETECTION 0 REGISTER	
IRQC EDGE1 – IRQ EDGE DETECTION 1 REGISTER	
IRQC INT CTRL - IRQ INTERRUPT CONTROL REGISTER	
IRQC INT CLR – IRQ INTERRUPT CLEAR REGISTER	
IRQC IRQ MSK – IRQ INTERRUPT MASK REGISTER	
IRQC IRQ VECT – IRQ INTERRUPT VECTOR REGISTER	
IRQC_IRQ_STS – IRQ INTERRUPT STATUS REGISTER	
IRQC_FIRQ_MSK – IRQ FAST INTERRUPT MASK REGISTER	
IRQC_FIRQ_VECT – IRQ_FAST_INTERRUPT_VECTOR_REGISTER	
IRQC_FIRQ_STS – IRQ_FAST INTERRUPT STATUS REGISTER	
TRAX TRACE BUFFER MODULE	
TRAX REGISTER MAP	
TRAX REGISTER MAP	
TRAX_CONFIG = TRAX TRACE BUFFER CONFIGURATION REGISTER	
TRAX_CTRL – TRAX CONTROL REGISTER	
TRAX_STS – TRAX STATUS REGISTER	
TRAX_ADDR – TRAX ADDRESS REGISTER	
TRAX_TRIG_PC - TRAX PC MATCH TRIGGER REGISTER	
TRAX_PC_MATCH – TRAX PC MATCH CONTROL REGISTER	
TRAX_DLY_CNT - TRAX POST-TRIGGER DELAY COUNT REGISTER	
WATCHDOG TIMER (WDT) MODULE	
WATCHDOG DESCRIPTION	
WATCHDOG TIMER INTERRUPT	
WATCHDOG REGISTER MAP	
WDT_CTRL – WATCHDOG CONTROL REGISTER	
WDT_CNT_RESTART – WATCHDOG COUNTER RESTART REGISTER	
WDT_MAX_CNT – WATCHDOG MAXIMUM COUNT REGISTER	
WDT_CUR_CNT – WATCHDOG CURRENT COUNT REGISTER	
WDT_RST_LEN – WATCHDOG RESET PULSE LENGTH REGISTER	
UART MODULE	152
UART FEATURES	152
UART INTERRUPTS	
UART REGISTER MAP	
UART_DAT - UART DATA REGISTER	
UART_INT_CTRL - UART INTERRUPT CONTROL REGISTER	
UART_FIFO_CTRL - UART FIFO CONTROL REGISTER	154
UART_INT_STATUS - UART INTERRUPT STATUS REGISTER	155
UART_LINE_CTRL - UART LINE CONTROL REGISTER	156
UART_LOOPBACK_CTRL - UART LOOPBACK CONTROL REGISTER	156
UART_LINE_STS - UART LINE STATUS REGISTER	157
UART_BAUD_LSW - UART BAUD LSW REGISTER	
UART_BAUD_MSW - UART BAUD MSW REGISTER	
SERIAL PERIPHERAL INTERFACE (SPI) MODULE	159
SPI FEATURES	
SPI MASTER MODE	
SPI SLAVE MODE	



SPISCLK (CLOCK) CONFIGURATION	
MISO/MOSI (DATA) CONFIGURATION	
SPISS (SLAVE SELECT) PROTOCOL	
SPISS (SLAVE SELECT) CONFIGURATION AND TIMING CONTROL	
EARLY TRANSMIT DATA PHASE	
AUTOMATED RE-TRANSMISSION OF DATA WORD	
DOUBLE-BUFFERED TRANSMIT	
SPI BYTE-PACKING	
SPI DMA OPERATIONS	
SPI CONTROL SEQUENCES	
SPI INTERRUPTS	
SPI REGISTER MAP	
SPI CTRL – SPI CONTROL REGISTER	
SPI CFG – SPI CONFIGURATION REGISTER	
SPI SCLKDIV – SPI CLOCK DIVISION REGISTER	
SPI STATUS – SPI STATUS REGISTER	
SPI_SS_CFG- SPI SLAVE SELECT CONFIGURATION REGISTER	
SPI DAT- SPI DATA REGISTER	
SPI INT CTRL – SPI INTERRUPT CONTROL REGISTER	
SPI DMA CTRL- SPI DMA CONTROL REGISTER	
SPI_BP_CNT – SPI BYTE PACK WORD COUNT REGISTER	
SPI BP_CNT_RAW – SPI BYTE PACK RAW WORD COUNT REGISTER	
DMA CONTROLLER MODULE	
DMA CONTROLLER MODULE	
DMA FEATURES	
DMA CHANNEL ARBITRATION	
SHA MODULE DATA INPUT	
DOUBLE-BUFFER DMA OPERATION	
LINKED LIST DMA CHAINING	
DMA STRIDING	
BURST DATA TRANSFERS	
ENDIAN BYTE SWAP	
DMA INTERRUPTS	
DMA REGISTER MAP	
DMA_GLB_CTRL REGISTER	
DMA_INT_STS REGISTER	
DMA_TC_INT_MSK REGISTER	
DMA_ERR_INT_MSK REGISTER	
DMA_WMARK_INT_MSK REGISTER	
DMA_LINKNUL_INT_MSK REGISTER	
DMA_TC_STS REGISTER	
DMA_ERR_STS REGISTER	
DMA_WMARK_STS REGISTER	
DMA_LINKNUL_STS REGISTER	
DMA_FIFO_INT_MASK REGISTER	
DMA_FIFO_STATUS REGISTER	
DMA_AHB_SLAVE_ADDR REGISTER	
DMA_PRI_SRC REGISTER	
DMA_PRI_DST REGISTER	
DMA_PRI_LEN REGISTER	
DMA_LINK_ADDR REGISTER	
DMA_SEC_SRC REGISTER	



DMA_SEC_LEN REGISTER201DMA_COUNT REGISTER202DMA_WMARK_CNT REGISTER203DMA_TRL REGISTER203DMA_STRIDE REGISTER206DMA_STRIDE REGISTER207DMA_STRIDE REGISTER207DMA_STRIDE REGISTER207DMA_STRIDE REGISTER207DMA_STRIDE REGISTER207DMA_STRIDE REGISTER209EXAMPLE 1: PERIPHERAL TRANSFERS USING DMA209EXAMPLE 3: LINKED LIST DMA OPERATION211AIF FACE MODULES213AIF FEATURES213AIF FEATURES213AIF FEATURES214AIF INTERFACE FORMATS214AIF INTERFACE FORMATS214AIF REGISTER MAP217AIF_RX_DAT - AIF RECEIVE DATA REGISTER218AIF_RX_STS - AIF RECEIVE DATA REGISTER218AIF_RX_STS - AIF RECEIVE FIFO STATUS REGISTER219AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER221AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER221AIF_CLK_OFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER226AIF_TX_CH_ID - AIF MARCHINCH CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONT	DMA_SEC_DST REGISTER	201
DMA_WMARK_CNT REGISTER202DMA_CTRL1 REGISTER203DMA_CTRL2 REGISTER206DMA_STRIDE REGISTER207DMA_STRIDE REGISTER207DMA_STRIDE REGISTER207DMA_STRIDE REGISTER207DMA_PROGRAM EXAMPLES209EXAMPLE 1: PERIPHERAL TRANSFERS USING DMA209EXAMPLE 3: MEMORY TO MEMORY TRANSFERS USING DMA210EXAMPLE 3: LINKED LIST DMA OPERATION211AIF FATURES213AIF FEATURES213AIF FEATURES214AIF INTERFACE MODULES213AIF REGISTER MAP217AIF REGISTER MAP217AIF REGISTER MAP217AIF RECIVE CHANNEL ID REGISTER218AIF_RX_ON_DA FRECEIVE DATA REGISTER218AIF_RX_STS - AIF RECEIVE FIFO STATUS REGISTER219AIF_RX_LIMIT - AIF RECEIVE FIFO STATUS REGISTER219AIF_TX_CH_ID - AIF RECEIVE FIFO STATUS REGISTER220AIF_TX_CH_ID - AIF RECEIVE FIFO STATUS REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID - AIF READSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID - AIF READSMIT FIFO STATUS REGISTER221AIF_CTK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER221AIF_CTRL - AIF CONTROL REGISTER222AIF_CTRL - AIF CONTROL REGISTER226AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER226AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER226AIF_OTRL - AIF INTERRUPT CONTROL REGISTER226AIF_INT_CTRL - A	DMA_SEC_LEN REGISTER	201
DMA_CTRL1 REGISTER203DMA_CTRL2 REGISTER206DMA_SOFT_ABORT REGISTER207DMA PROGRAM EXAMPLES209EXAMPLE 1: PERIPHERAL TRANSFERS USING DMA209EXAMPLE 2: MEMORY TO MEMORY TRANSFERS USING DMA210EXAMPLE 3: LINKED LIST DMA OPERATION211AIF INTERFACE MODULES213AIF FEATURES214AIF INTERFACE FORMATS214AIF INTERFACE FORMATS214AIF INTERFACE FORMATS214AIF INTERFACE FORMATS214AIF REGISTER MAP217AIF REGISTER MAP217AIF RX_CH_ID – AIF RECEIVE DATA REGISTER218AIF_RX_CH_ID – AIF RECEIVE CHANNEL ID REGISTER218AIF_RX_STS – AIF RECEIVE FIFO STATUS REGISTER219AIF_RX_CH_ID – AIF RECEIVE FIFO STATUS REGISTER219AIF_TX_DAT – AIF TRANSMIT DATA REGISTER219AIF_TX_CH_ID – AIF TRANSMIT FIFO LOWER LIMIT REGISTER220AIF_TX_CH_ID – AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID – AIF TRANSMIT FIFO STATUS REGISTER221AIF_TX_CH_ID – AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID – AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_TAT – AIF INTERRUPT CONTROL REGISTER221AIF_TAT_CTR – AIF CONTROL REGISTER222AIF_CLK_CFG – AIF SERIAL CLOCKING CONFIGURATION REGISTER222AIF_MCLK_DIV – AIF MALK DIVIDER REGISTER225AIF_MCLK_DIV – AIF MORT CONTROL REGISTER228ON-CHIP DEBUG (OCD) MODULE228CONNECTIVITY DIAGRAM230<	DMA_COUNT REGISTER	202
DMA_CTRL2 REGISTER206DMA_SOFT_ABORT REGISTER207DMA_STRIDE REGISTER207DMA_PROGRAM EXAMPLES209EXAMPLE 1: PERIPHERAL TRANSFERS USING DMA.209EXAMPLE 2: MEMORY TO MEMORY TRANSFERS USING DMA.210EXAMPLE 3: LINKED LIST DMA OPERATION211AIF INTERFACE MODULES213AIF FEATURES213AIF FEATURES213AIF FEATURES213AIF REQISTER MAP216AIF RX_DAT - AIF RECEIVE DATA REGISTER217AIF_RX_DAT - AIF RECEIVE CHANNEL ID REGISTER218AIF_RX_CH_ID - AIF RECEIVE FIFO UPPER LIMIT REGISTER218AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_TX_DAT - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO STATUS REGISTER221AIF_TA_CFG - AIF BERIAL CLOCKING CONFIGURATION REGISTER221AIF_CCK_CFG - AIF DATA CONFIGURATION REGISTER222AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER226ON-CHIP DEBUG (OCD) MODULE228CONNECTIVITY DIAGRAM230PACKAGE DIMENSIONS231IM	DMA_WMARK_CNT REGISTER	202
DMA_SOFT_ABORT REGISTER	DMA_CTRL1 REGISTER	203
DMA_STRIDE REGISTER	DMA_CTRL2 REGISTER	206
DMA PROGRAM EXAMPLES209EXAMPLE 1: PERIPHERAL TRANSFERS USING DMA209EXAMPLE 2: MEMORY TO MEMORY TRANSFERS USING DMA210EXAMPLE 3: LINKED LIST DMA OPERATION211AIF INTERFACE MODULES213AIF FEATURES213AIF FEATURES213AIF FEATURES214AIF INTERFACE FORMATS214AIF INTERFACE FORMATS216AIF REGISTER MAP217AIF_RX_DAT - AIF RECEIVE DATA REGISTER217AIF_RX_CH_ID - AIF RECEIVE CHANNEL ID REGISTER218AIF_RX_STS - AIF RECEIVE HFO STATUS REGISTER218AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_TX_DAT - AIF TRANSMIT DATA REGISTER219AIF_TX_DAT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO LOWER LIMIT REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_CRL_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CTRL - AIF CONTROL REGISTER225AIF_MCLK_DIV - AIF MOLK DIVIDER REGISTER226AIF_MCLK_DIV - AIF MOLK DIVIDER REGISTER226AIF_MCLK_DIV - AIF MOLK DIVIDER REGISTER228ON-CHIP DEBUG (OCD) MODULE228ON-CHIP DEBUG (OCD) MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE (CTM)228ONNECTIVITY DIAGRAM230PACKAGE DIMENSIONS231 <t< td=""><td>DMA_SOFT_ABORT REGISTER</td><td>207</td></t<>	DMA_SOFT_ABORT REGISTER	207
EXAMPLE 1: PERIPHERAL TRANSFERS USING DMA		
EXAMPLE 2: MEMORY TO MEMORY TRANSFERS USING DMA		
EXAMPLE 3: LINKED LIST DMA OPERATION211AIF INTERFACE MODULES213AIF FEATURES213AIF FEATURES213AIF INTERFACE FORMATS214AIF INTERFACE FORMATS216AIF REGISTER MAP216AIF REGISTER MAP217AIF_RX_DAT - AIF RECEIVE DATA REGISTER217AIF_RX_CH_ID - AIF RECEIVE CHANNEL ID REGISTER218AIF_RX_STS - AIF RECEIVE FIFO STATUS REGISTER219AIF_TX_DAT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_TX_CH_ID - AIF TRANSMIT DATA REGISTER219AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER221AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER221AIF_TX_G = AIF DATA CONFIGURATION REGISTER221AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER225AIF_INT_CTRL - AIF NOTROL REGISTER226CROSS-TRIGGER MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE228ON-CHIP DEBUG (OCD) MODULE228 APPLICATIONS INFORMATION 229CONNECTIVITY DIAGRAM230 PACKAGE DIMENSIONS 231 IMPORTANT NOTICE 232ADDRESS:232		
AIF INTERFACE MODULES213AIF FEATURES213AIF INTERFACE FORMATS214AIF INTERFACE FORMATS214AIF INTERRUPTS216AIF REGISTER MAP217AIF_RX_DAT - AIF RECEIVE DATA REGISTER218AIF_RX_STS - AIF RECEIVE FIFO STATUS REGISTER218AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_TX_OH_ID - AIF RECEIVE FIFO STATUS REGISTER219AIF_TX_CH_ID - AIF TRANSMIT DATA REGISTER210AIF_TX_CH_ID - AIF TRANSMIT DATA REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_CLK_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER226CROSS-TRIGGER MODULE228ON-CHIP DEBUG (OCD) MODULE228ON-CHIP DEBUG (OCD) MODULE228ON-CTIVITY DIAGRAM230PACKAGE DIMENSIONS231IMPORTANT NOTICE232ADDRESS:232		
AIF FEATURES213AIF INTERFACE FORMATS214AIF INTERRUPTS216AIF REGISTER MAP217AIF_RX_DAT - AIF RECEIVE DATA REGISTER217AIF_RX_CH_ID - AIF RECEIVE CHANNEL ID REGISTER218AIF_RX_STS - AIF RECEIVE FIFO STATUS REGISTER218AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_TX_DAT - AIF TRANSMIT DATA REGISTER219AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_STS - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_CH_D - AIF TRANSMIT FIFO LOWER LIMIT REGISTER220AIF_TX_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF DATA CONFIGURATION REGISTER225AIF_INT_CTRL - AIF CONTROL REGISTER225AIF_INT_TCTL - AIF INTERRUPT CONTROL REGISTER226CROSS-TRIGGER MODULE228ON-CHIP DEBUG (OCD) MODULE228ON-CHIP DEBUG (OCD) MODULE228ON-CHIP DEBUG (OCD) MODULE228ON-CTIVITY DIAGRAM230PACKAGE DIMENSIONS231IMPORTANT NOTICE232ADDRESS:232		
AIF INTERFACE FORMATS214AIF INTERRUPTS216AIF REGISTER MAP217AIF_RX_DAT - AIF RECEIVE DATA REGISTER217AIF_RX_DAT - AIF RECEIVE CHANNEL ID REGISTER218AIF_RX_STS - AIF RECEIVE CHANNEL ID REGISTER218AIF_RX_LIMIT - AIF RECEIVE FIFO STATUS REGISTER219AIF_TX_DAT - AIF TRANSMIT DATA REGISTER219AIF_TX_STS - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_STS - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_CLK_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CTRL - AIF CONTROL REGISTER224AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF NOLK DIVIDER REGISTER225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER226CROSS-TRIGGER MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE228 APPLICATIONS INFORMATION 229CONNECTIVITY DIAGRAM230 PACKAGE DIMENSIONS 231 IMPORTANT NOTICE 232ADDRESS:232		
AIF INTERRUPTS216AIF REGISTER MAP217AIF_RX_DAT - AIF RECEIVE DATA REGISTER217AIF_RX_CH_ID - AIF RECEIVE CHANNEL ID REGISTER218AIF_RX_STS - AIF RECEIVE FIFO STATUS REGISTER218AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_TX_DAT - AIF TRANSMIT DATA REGISTER219AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_CLK_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER224AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER228CROSS-TRIGGER MODULE228CROSS-TRIGGER MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE228 APPLICATIONS INFORMATION 229CONNECTIVITY DIAGRAM230 PACKAGE DIMENSIONS 231 IMPORTANT NOTICE 232ADDRESS:232		
AIF REGISTER MAP217AIF_RX_DAT - AIF RECEIVE DATA REGISTER217AIF_RX_CH_ID - AIF RECEIVE CHANNEL ID REGISTER218AIF_RX_STS - AIF RECEIVE FIFO STATUS REGISTER218AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_TX_DAT - AIF TRANSMIT DATA REGISTER219AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO LOWER LIMIT REGISTER220AIF_TX_CH_ID - AIF TRANSMIT FIFO LOWER LIMIT REGISTER220AIF_TX_CTS - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_CLK_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER224AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF SERIAL CLOCKING CONFIGURATION REGISTER226AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER226AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER228CROSS-TRIGGER MODULE228CROSS-TRIGGER MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE228 APPLICATIONS INFORMATION 229CONNECTIVITY DIAGRAM230 PACKAGE DIMENSIONS 231 IMPORTANT NOTICE 232ADDRESS:232	AIF INTERFACE FORMATS	214
AIF_RX_DAT - AIF RECEIVE DATA REGISTER217AIF_RX_CH_ID - AIF RECEIVE CHANNEL ID REGISTER218AIF_RX_STS - AIF RECEIVE FIFO STATUS REGISTER218AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_TX_DAT - AIF TRANSMIT DATA REGISTER219AIF_TX_STS - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_CLK_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER224AIF_CTRL - AIF INTERRUPT CONTROL REGISTER225AIF_INT_CTRL - AIF MCLK DIVIDER REGISTER225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER228CROSS-TRIGGER MODULE228CROSS-TRIGGER MODULE228 APPLICATIONS INFORMATION 229CONNECTIVITY DIAGRAM230 PACKAGE DIMENSIONS 231 IMPORTANT NOTICE 232ADDRESS:232	AIF INTERRUPTS	216
AIF_RX_CH_ID - AIF RECEIVE CHANNEL ID REGISTER218AIF_RX_STS - AIF RECEIVE FIFO STATUS REGISTER218AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_TX_DAT - AIF TRANSMIT DATA REGISTER219AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_CTX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_CTX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_CTR AIF DATA CONFIGURATION REGISTER224AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER227JTAG (JTAG) MODULE228CROSS-TRIGGER MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE228APPLICATIONS INFORMATION229CONNECTIVITY DIAGRAM230PACKAGE DIMENSIONS231IMPORTANT NOTICE232ADDRESS:232		
AIF_RX_STS - AIF RECEIVE FIFO STATUS REGISTER218AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_TX_DAT - AIF TRANSMIT DATA REGISTER219AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_CCFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER224AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER226AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER227JTAG (JTAG) MODULE228CROSS-TRIGGER MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE228APPLICATIONS INFORMATION229CONNECTIVITY DIAGRAM230PACKAGE DIMENSIONS231IMPORTANT NOTICE232ADDRESS:232		
AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER219AIF_TX_DAT - AIF TRANSMIT DATA REGISTER219AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_DATA_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER224AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER227JTAG (JTAG) MODULE228CROSS-TRIGGER MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE228APPLICATIONS INFORMATION229CONNECTIVITY DIAGRAM230PACKAGE DIMENSIONS231IMPORTANT NOTICE232ADDRESS:232		
AIF_TX_DAT - AIF TRANSMIT DATA REGISTER219AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_DATA_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER224AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER227JTAG (JTAG) MODULE228CROSS-TRIGGER MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE228APPLICATIONS INFORMATION229CONNECTIVITY DIAGRAM230PACKAGE DIMENSIONS231IMPORTANT NOTICE232ADDRESS:232		
AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER220AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_DATA_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER224AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER227JTAG (JTAG) MODULE228CROSS-TRIGGER MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE228APPLICATIONS INFORMATION229CONNECTIVITY DIAGRAM230PACKAGE DIMENSIONS231IMPORTANT NOTICE232ADDRESS:232		
AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER220AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_DATA_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER224AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER227JTAG (JTAG) MODULE228CROSS-TRIGGER MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE228APPLICATIONS INFORMATION229CONNECTIVITY DIAGRAM230PACKAGE DIMENSIONS231IMPORTANT NOTICE232ADDRESS:232		
AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER221AIF_DATA_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER224AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER227JTAG (JTAG) MODULE228CROSS-TRIGGER MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE228 APPLICATIONS INFORMATION 229CONNECTIVITY DIAGRAM230 PACKAGE DIMENSIONS 231 IMPORTANT NOTICE 232ADDRESS:232		
AIF_DATA_CFG - AIF DATA CONFIGURATION REGISTER221AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER224AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER227JTAG (JTAG) MODULE228CROSS-TRIGGER MODULE (CTM)228ON-CHIP DEBUG (OCD) MODULE228APPLICATIONS INFORMATION229CONNECTIVITY DIAGRAM230PACKAGE DIMENSIONS231IMPORTANT NOTICE232ADDRESS:232		
AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER224AIF_CTRL - AIF CONTROL REGISTER225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER.225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER227JTAG (JTAG) MODULE.228CROSS-TRIGGER MODULE (CTM).228ON-CHIP DEBUG (OCD) MODULE.228APPLICATIONS INFORMATION.229CONNECTIVITY DIAGRAM230PACKAGE DIMENSIONS231IMPORTANT NOTICE.232ADDRESS:.232		
AIF_CTRL - AIF CONTROL REGISTER.225AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER.225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER.227JTAG (JTAG) MODULE.228CROSS-TRIGGER MODULE (CTM).228ON-CHIP DEBUG (OCD) MODULE.228APPLICATIONS INFORMATION.229CONNECTIVITY DIAGRAM.230PACKAGE DIMENSIONS.231IMPORTANT NOTICE.232ADDRESS:.232		
AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER.225AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER.227JTAG (JTAG) MODULE.228CROSS-TRIGGER MODULE (CTM).228ON-CHIP DEBUG (OCD) MODULE.228APPLICATIONS INFORMATION.229CONNECTIVITY DIAGRAM.230PACKAGE DIMENSIONS.231IMPORTANT NOTICE.232ADDRESS:.232		
AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER.227JTAG (JTAG) MODULE.228CROSS-TRIGGER MODULE (CTM).228ON-CHIP DEBUG (OCD) MODULE.228 APPLICATIONS INFORMATION .229CONNECTIVITY DIAGRAM.230 PACKAGE DIMENSIONS .231 IMPORTANT NOTICE .232ADDRESS:.232		
JTAG (JTAG) MODULE 228 CROSS-TRIGGER MODULE (CTM) 228 ON-CHIP DEBUG (OCD) MODULE 228 APPLICATIONS INFORMATION 229 CONNECTIVITY DIAGRAM 230 PACKAGE DIMENSIONS 231 IMPORTANT NOTICE 232 ADDRESS: 232		
CROSS-TRIGGER MODULE (CTM) 228 ON-CHIP DEBUG (OCD) MODULE 228 APPLICATIONS INFORMATION 229 CONNECTIVITY DIAGRAM 230 PACKAGE DIMENSIONS 231 IMPORTANT NOTICE 232 ADDRESS: 232		
ON-CHIP DEBUG (OCD) MODULE 228 APPLICATIONS INFORMATION 229 CONNECTIVITY DIAGRAM 230 PACKAGE DIMENSIONS 231 IMPORTANT NOTICE 232 ADDRESS: 232		
APPLICATIONS INFORMATION229CONNECTIVITY DIAGRAM230PACKAGE DIMENSIONS231IMPORTANT NOTICE232ADDRESS:232		
CONNECTIVITY DIAGRAM		
PACKAGE DIMENSIONS231IMPORTANT NOTICE232ADDRESS:232		
IMPORTANT NOTICE		
ADDRESS:	PACKAGE DIMENSIONS	231
	IMPORTANT NOTICE	232
	ADDRESS:	
	REVISION HISTORY	233







ORDERING INFORMATION

DEVICE	CUSTOM FUSES	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM0011ECS/R	Un-programmed	-40 to +85°C	49-ball W-CSP (Pb-free, Tape and reel)	MSL1	260°C
WM0011xxxECS/R	Custom- Programmed	-40 to +85°C	49-ball W-CSP (Pb-free, Tape and reel)	MSL1	260°C

Note:

Reel quantity = 5000

* xxx = Unique Custom Fuse part number

** Custom programmed minimum order quantity 50,000.

PIN DESCRIPTION

PIN NO	NAME	TYPE	PULL DEVICE	DESCRIPTION	
Powe	r and Ground Reference				
D4	DBVDD1	Supply	-	I/O supply (except GPIO pins 414)	
A4	DCVDD	Supply	-	Core supply	
A1	PROGVDD	Supply	-	Fuse programming supply. Connect to GND.	
A2, G1	DGND	Supply	-	Ground	
D6	AVDD	Supply	-	Analogue supply	
D7	PLLC	Reference	-	PLL capacitor connection (0.1µF recommended)	
C1	DBVDD2	Supply	-	I/O supply (GPIO10, GPIO11, GPIO12, GPIO13, GPIO14 pins)	
G2	DBVDD3	Supply	-	I/O supply (GPIO4, GPIO5, GPIO6, GPIO7, GPIO8, GPIO9 pins)	
Clock	/ Reset / Miscellaneous Interfaces				
E7	XTI	Input	-	Crystal connection or digital clock input	
E6	ХТО	Output	-	Crystal connection	
A5	RESET	Input	Pull-Up	Device reset	
E5	STANDBY	Input	Pull-Up	Standby input signal	
E3	ĪRQ	Output	Pull-Up	Interrupt output	
G4	CLKOUT/GPIO28	Input / Output	Pull-Down	Reference clock output / GPIO pin	
Audio	o Interface 1 (AIF1)				
G6	AIF1TXDAT	Output	Pull-Down	AIF1 data output	
F6	AIF1RXDAT	Input	Pull-Down	AIF1 data input	
F7	AIF1LRCLK	Input / Output	Pull-Down	AIF1 frame clock	
G7	AIF1BCLK	Input / Output	Pull-Down	AIF1 bit clock	
Audio	o Interface 2 (AIF2)				
G5	AIF2TXDAT	Output	Pull-Down	AIF2 data output	
F5	AIF2RXDAT	Input	Pull-Down	AIF2 data input	
E4	AIF2LRCLK	Input / Output	Pull-Down	AIF2 frame clock	
F4	AIF2BCLK	Input / Output	Pull-Down	AIF2 bit clock	
Audio	o Interface 3 (AIF3) / Control Interfa	ce (SPI)			
B5	AIF3TXDAT/SPIMOSI/GPIO18	Input / Output	Pull-Down	AIF3 data output / SPI Master Out Slave In / GPIO ¹	
B6	AIF3RXDAT/SPIMISO/GPIO19	Input / Output	Pull-Down	AIF3 data input / SPI Master In Slave Out / GPIO1	
B4	AIF3LRCLK/SPISS/GPI017	Input / Output	Pull-Up	AIF3 frame clock / SPI slave select / GPIO ¹	



PIN NO	NAME	TYPE	PULL DEVICE	DESCRIPTION	
B7	AIF3BCLK/SPISCLK	Input / Output	Pull-Down	AIF3 bit clock / SPI serial clock ¹	
UART	/ I ² C Master & Slave Interfaces				
F3	UARTRX/SDA1/SDA2/GPIO22	Input / Output	Pull-Down	UART RX / Serial data 1 (slave) / Serial data 2 (master) / GPIO ²	
G3	UARTTX/SCLK1/SCLK2/GPIO23	Input / Output	Pull-Down	UART TX / Serial clock 1 (slave) / Serial clock 2 (master) / GPIO ²	
GPIO					
F1	GPIO4	Input / Output	Pull-Up/Down	GPIO pin	
F2	GPIO5	Input / Output	Pull-Up/Down	GPIO pin	
D3	GPIO6	Input / Output	Pull-Up/Down	GPIO pin	
E2	GPIO7	Input / Output	Pull-Up/Down	GPIO pin	
D2	GPIO8	Input / Output	Pull-Up/Down	GPIO pin	
E1	GPIO9	Input / Output	Pull-Up/Down	GPIO pin	
B3	GPIO10	Input / Output	Pull-Up/Down	GPIO pin	
C2	GPIO11	Input / Output	Pull-Up/Down	GPIO pin	
C3	GPIO12	Input / Output	Pull-Up/Down	GPIO pin	
A3	GPIO13	Input / Output	Pull-Up/Down	GPIO pin	
B2	GPIO14	Input / Output	Pull-Up/Down	GPIO pin	
Debu	g				
C4	ТСК	Input	Pull-Up	JTAG clock	
A6	TDEBUG/TMSDEBUG	Input / Output	Pull-Up	Test Mode Debug output / Test Mode Select input	
C7	TDI	Input	Pull-Up	JTAG data input	
C6	TDO	Output	Pull-Up	JTAG data output	
C5	TMSDFT	Input	Pull-Up	JTAG mode select input	
A7	TOCDRST	Input	Pull-Up	Maskable chip reset from the debug tool	
D5	TRST	Input	Pull-Down	JTAG Test Access Port (TAP) block reset	
Other					
B1	DNC			Do Not Connect	
D1	NC			Not used - connect to GND.	

Notes:

- 1. The SPI interface I/O pads are multiplexed with AIF3
- 2. The UART, I2C master and I2C slave signals are multiplexed into two I/O pads.
- 3. The I/O pad multiplexers are configured during the boot-up sequence, as determined by the Custom Fuse settings.

Table 1 identifies the default power-up condition of each of the input / output pins, assuming that the Custom Fuses are not programmed.

Application-specific parameters for configuring the input / output pins, and many other parameters, may be selected using the integrated one-time-programmable fuses. See "Boot Sequence Control" for further details.

PIN NO	NAME	DEFAULT FUNCTION / RESET CONDITION (FUSES NOT PROGRAMMED)			
E7	XTI	XTI	input		
E6	ХТО	XTO	output		
A5	RESET	RESET	input	Pull-up enabled	
E5	STANDBY	STANDBY	input	Pull-up enabled	
E3	ĪRQ	IRQ	output	Pull-up enabled	
G4	CLKOUT/GPIO28	CLKOUT	output	Pull-down enabled	
G6	AIF1TXDAT	AIF1TXDAT	output	Pull-down enabled	
F6	AIF1RXDAT	AIF1RXDAT	input	Pull-down enabled	



PIN NO	NAME	DEFAULT FUNCTION / RESET CONDITION (FUSES NOT PROGRAMMED)			
F7	AIF1LRCLK	AIF1LRCLK	input	Pull-down enabled	
G7	AIF1BCLK	AIF1BCLK	input	Pull-down enabled	
G5	AIF2TXDAT	AIF2TXDAT	output	Pull-down enabled	
F5	AIF2RXDAT	AIF2RXDAT	input	Pull-down enabled	
E4	AIF2LRCLK	AIF2LRCLK	input	Pull-down enabled	
F4	AIF2BCLK	AIF2BCLK	input	Pull-down enabled	
B5	AIF3TXDAT/SPIMOSI/GPIO18	SPIMOSI	output	Pull-down enabled	
B6	AIF3RXDAT/SPIMISO/GPIO19	SPIMISO	input	Pull-down enabled	
B4	AIF3LRCLK/SPISS/GPIO17	SPISS	output	Pull-up enabled	
B7	AIF3BCLK/SPISCLK	SPISCLK	output	Pull-down enabled	
F3	UARTRX/SDA1/SDA2/GPIO22	UARTRX	input	Pull-down enabled	
G3	UARTTX/SCLK1/SCLK2/GPIO23	UARTTX	output	Pull-down enabled whilst RESET is asserted. Pull-down is disabled after RESET is released. UARTTX is then actively driven.	
F1	GPIO4	[Disabled]	input/output	Pull-down enabled	
F2	GPIO5	[Disabled]	input/output	Pull-down enabled	
D3	GPIO6	[Disabled]	input/output	Pull-down enabled	
E2	GPIO7	[Disabled]	input/output	Pull-down enabled	
D2	GPIO8	[Disabled]	input/output	Pull-down enabled	
E1	GPIO9	[Disabled]	input/output	Pull-down enabled	
В3	GPIO10	[Disabled]	input/output	Pull-down enabled whilst RESET is asserted. Pull-up is enabled after RESET is released.	
C2	GPIO11	[Disabled]	input/output	Pull-down enabled	
C3	GPIO12	[Disabled]	input/output	Pull-down enabled	
A3	GPIO13	[Disabled]	input/output	Pull-down enabled	
B2	GPIO14	[Disabled]	input/output	Pull-down enabled	
C4	ТСК	TCK	input	Pull-up enabled	
A6	TDEBUG/TMSDEBUG	TDEBUG/TMSDEBUG		Pull-up enabled	
C7	TDI	TDI	input	Pull-up enabled	
C6	TDO	TDO	output	Pull-down enabled	
C5	TMSDFT	TMSDFT	input	Pull-up enabled	
A7	TOCDRST	TOCDRST	input	Pull-up enabled	
D5	TRST	TRST	input	Pull-down enabled	

Table 1 Default Pin Conditions (assuming Fuses are not programmed)



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020 for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

- MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.
- MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	MAX
Supply voltage (DCVDD)	DGND - 0.3V	1.6V
Supply voltage (DBVDD1, DBVDD2, DBVDD3, AVDD, PROGVDD)	DGND - 0.3V	5.0V
Voltage range digital inputs (DBVDD1 domain)	DGND - 0.3V	DBVDD1 + 0.3V
Voltage range digital inputs (DBVDD2 domain)	DGND - 0.3V	DBVDD2 + 0.3V
Voltage range digital inputs (DBVDD3 domain)	DGND - 0.3V	DBVDD3 + 0.3V
Operating temperature range, T _A	-40°C	+85°C
Junction temperature, T _J	-40°C	+125°C
Storage temperature after soldering	-65°C	+150°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT
Digital core supply range	DCVDD	1.14	1.2	1.32	V
Digital I/O supply range	DBVDD1	1.62	1.8	1.98	V
Digital I/O supply range (GPIO10, GPIO11, GPIO12, GPIO13, GPIO14)	DBVDD2	1.62		3.63	V
Digital I/O supply range (GPIO4, GPIO5, GPIO6, GPIO7, GPIO8, GPIO9)	DBVDD2	1.62		3.63	V
PLL supply range	AVDD	1.14	1.2	1.32	V
Fuse programming supply	PROGVDD		0		V
Ground	DGND		0		V
Operating temperature range	T _A	-40		+85	°C

Notes:

- 1. All supplies are independent of each other (i.e. not internally connected)
- 2. PROGVDD must be tied to 0V during normal operation
- 3. The WM0011 can operate with DBVDD2 tied to 0V, but GPIO10, GPIO11, GPIO12, GPIO13, GPIO14 functionality is not supported in this case
- 4. The WM0011 can operate with DBVDD3 tied to 0V, but GPIO4, GPIO5, GPIO6, GPIO7, GPIO8, GPIO9 functionality is not supported in this case



THERMAL PERFORMANCE

Thermal analysis should be performed in the intended application to prevent the WM0011 from exceeding maximum junction temperature. Several contributing factors affect thermal performance most notably the physical properties of the mechanical enclosure, location of the device on the PCB in relation to surrounding components and the number of PCB layers. Connecting the GND pin through thermal vias and into a large ground plane will aid heat extraction.

Three main heat transfer paths exist to surrounding air as illustrated below in:

- Package top to air (radiation)
- Package bottom to PCB (radiation)
- Package pins to PCB (conduction)



Figure 1 Heat Transfer Paths

The temperature rise T_R is given by $T_R = P_D * \Theta_{JA}$

- P_D is the power dissipated in the device.
- Θ_{JA} is the thermal resistance from the junction of the die to the ambient temperature and is therefore a measure of heat transfer from the die to surrounding air. Θ_{JA} is determined with reference to JEDEC standard JESD51-9.

The junction temperature T_J is given by $T_J = T_A + T_R$, where T_A is the ambient temperature.

PARAMETER	SYMBOL	MIN	TYP	МАХ	UNIT
Ambient Temperature	T _A	-40		+85	°C
Junction Temperature	TJ	-40		+125	°C
Thermal Resistance	Θ_{JA}		58		°C/W

Note:

1. Junction temperature is a function of ambient temperature and of the device operating conditions. The ambient temperature limits and junction temperature limits must both be observed.

2. Thermal resistance (Θ_{JA}) is measured using JESD51-2 methodology



ELECTRICAL CHARACTERISTICS

Test Conditions

DCVDD=AVDD=1.2V, DBVDD1=DBVDD2=DBVDD3=1.8V, $T_A = +25^{\circ}C$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital Input / Output						
Input HIGH Level, GPIO[49] pads	V _{IH}		0.65 x V _{DBVDD3}			V
Input LOW Level, GPIO[49] pads	V _{IL}				0.35 x V _{DBVDD3}	V
Input HIGH Level, GPIO[1014] pads	V _{IH}		0.65 x V _{DBVDD2}			V
Input LOW Level, GPIO[1014] pads	V _{IL}				0.35 x V _{DBVDD2}	V
Input HIGH Level, All other digital pads	V _{IH}		0.65 x V _{DBVDD1}			V
Input LOW Level, All other digital pads	V _{IL}				0.35 x V _{DBVDD1}	V
Output HIGH Level, GPIO[49] pads	V _{OH}	I _{OH} = 5mA Full strength output drive (*_DS = 1)	0.75 x V _{DBVDD3}			V
Output LOW Level, GPIO[49] pads	V _{OL}	$I_{OL} = -5mA$ Full strength output drive (*_DS = 1)			0.25 x V _{DBVDD3}	V
Output HIGH Level, GPIO[1014] pads	V _{OH}	I _{OH} = 5mA Full strength output drive (*_DS = 1)	0.75 x V _{DBVDD2}			V
Output LOW Level, GPIO[1014] pads	V _{OL}	$I_{OL} = -5mA$ Full strength output drive (*_DS = 1)			0.25 x V _{DBVDD2}	V
Output HIGH Level, All other digital pads	V _{OH}	I _{OH} = 1mA Full strength output drive (*_DS = 1)	0.75 x V _{DBVDD1}			V
Output LOW Level, All other digital pads	V _{OL}	I _{OL} = -1mA Full strength output drive (*_DS = 1)			0.25 x V _{DBVDD1}	V
Input Capacitance	C _{IN}				2.8	pF
Input Leakage			-10		+10	μA
Pull-up resistance, GPIO[414] pads		Pull-Up enabled for the respective pad (*_PU = 1)		61		kΩ
Pull-down resistance, GPIO[414] pads		Pull-Down enabled for the respective pad (*_PD = 1)		61		kΩ
Pull-up resistance, All other digital pads		Pull-Up enabled for the respective pad (*_PU = 1)		38		kΩ
Pull-down resistance, All other digital pads		Pull-Down enabled for the respective pad (*_PD = 1)		40		kΩ

Selectable output drive strength control is provided on the digital output pads, using the *_DS register bits. The reduced drive strength option may be used at lower clock speeds, if preferred. Specific characteristic data for reduced drive strength is not available.



TYPICAL POWER CONSUMPTION

Typical power consumption data is provided below for a number of different operating conditions.

Test Conditions:

DCVDD = AVDD = 1.2V, DBVDD1 = 1.8V, DBVDD2 = DBVDD3 = 0V, T_A = +25°C

OPERATING MODE	TEST CONDITIONS		IDBVDD1	I _{AVDD}	TOTAL
Reset	RESET asserted CLKIN = 0MHz	0.2mA	0.03mA	0.05mA	0.35mW
BootROM (awaiting code download)	RESET de-asserted CLKIN = 24.576MHz	8.78mA	0.48mA	0.05mA	11.46mW
Sleep Mode	RESET de-asserted SLP_ENA=1 (CCM_WKUP_CTRL register) CLKIN = 0MHz DSPCLK disabled, AHBCLK disabled	0.25mA	0.02mA	0.05mA	0.40mW
	RESET de-asserted SLP_ENA=1 (CCM_WKUP_CTRL register) CLKIN = 24.576MHz DSPCLK disabled, AHBCLK disabled RAM & IRQC modules enabled	0.91mA	0.47mA	0.05mA	2.00mW
Sleep Mode AIF Bypass enabled	RESET de-asserted SLP_ENA=1 (CCM_WKUP_CTRL register) CLKIN = 0MHz DSPCLK disabled, AHBCLK disabled AIF Bypass Mode A enabled	0.27mA	0.16mA	0.05mA	0.67mW
	RESET de-asserted SLP_ENA=1 (CCM_WKUP_CTRL register) CLKIN = 24.576MHz DSPCLK disabled, AHBCLK disabled AIF Bypass Mode A enabled	0.95mA	0.60mA	0.05mA	2.28mW
Run Mode (full processor load)	RESET de-assertedSLP_ENA=0 (CCM_WKUP_CTRL register)CLKIN = 24.576MHzPLLOUT = 259.2MHzAll peripherals enabledProcessor fully loaded	90mA	0.60mA	0.10mA	109.2mW

The WM0011 supports a low-power Sleep mode, as referenced above. Note that, when the WM0011 is not in use, the Sleep mode (not the Reset mode) is recommended for typical applications. The Sleep mode allows the full processor functionality to be resumed at any time, without needing to re-load the software code. The Sleep mode also enables AIF Bypass modes to be selected.



SIGNAL TIMING REQUIREMENTS SYSTEM CLOCK & PHASE LOCKED LOOP (PLL)

Test Conditions

DCVDD=AVDD=1.2V, DBVDD1=DBVDD2=DBVDD3=1.8V, T_A = +25°C

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
External Clock Timing					
Chip Clock Input	CLKIN			26	MHz
Alternate Clock Input	ALTCLK			26	MHz
Timer Clock Trigger	TMRCLK			26	MHz
Input Clock duty cycle		40		60	%
Phase Locked Loop (PLL)					
PLL input frequency	CLKIN	5		26	MHz
PLL input duty cycle		40		60	%
PLL output frequency	PLLOUT	6.25		260	MHz
PLL lock time				2	ms
Internal Clock Timing					
DSP Core Clock	DSPCLK			260	MHz
AHB Bus Clock	AHBCLK			130	MHz
APB Bus Clock	APBCLK			130	MHz

Table 2 System Clock and Phase Locked Loop (PLL)

The WM0011 incorporates a 2-stage cascaded PLL circuit; the PLL timing parameters above refer to the 2-stage circuit in its entirety. Note that the specified frequency limits are not applicable to the internal reference points within the cascaded PLL circuits.



AUDIO INTERFACE (AIF) TIMING



DIGITAL AUDIO INTERFACE - MASTER MODE

Figure 2 AIF Interface Timing – Master Mode

Test Conditions

DCVDD=AVDD=1.2V, DBVDD1=DBVDD2=DBVDD3=1.8V, T_A = +25°C, C_{LOAD}=5pF (output pins)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Interface Timing - Master Mode					
AIFnBCLK cycle time	t _{BCY}	80			ns
AIFnBCLK duty cycle		40		60	%
AIFnLRCLK propagation delay from AIFnBCLK falling edge	t _{LRD}	0		15	ns
AIFnTXDAT propagation delay from AIFnBCLK falling edge	t _{DD}	0		15	ns
AIFnRXDAT setup time to AIFnBCLK rising edge	t _{DSU}	16.3			ns
AIFnRXDAT hold time from AIFnBCLK rising edge	t _{DH}	16.3			ns

Table 3 AIF Master Mode Timing Values

Note the timing figures quoted in the table above are for full drive strength outputs; these timings are not guaranteed for reduced drive strength.







Figure 3 AIF Interface Timing – Slave Mode

Test Conditions

DCVDD=AVDD=1.2V, DBVDD1=DBVDD2=DBVDD3=1.8V, T_A = +25°C, C_{LOAD}=5pF (output pins)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Interface Timing - Slave Mode					
AIFnBCLK cycle time	t _{BCY}	80			ns
AIFnBCLK duty cycle		35		65	%
AIFnLRCLK set-up time to AIFnBCLK rising edge	t _{LRSU}	16.3			ns
AIFnLRCLK hold time from AIFnBCLK rising edge	t _{LRH}	7.5			ns
AIFnRXDAT hold time from AIFnBCLK rising edge	t _{DH}	10			ns
AIFnTXDAT propagation delay from AIFnBCLK falling edge	t _{DD}	0		12	ns
AIFnRXDAT set-up time to AIFnBCLK rising edge	t _{DSU}	16.3			ns

Table 4 AIF Slave Mode Timing Values

Note the timing figures quoted in the table above are for full drive strength outputs; these timings are not guaranteed for reduced drive strength.



SPI INTERFACE TIMING

SPI INTERFACE – MASTER MODE



Figure 4 SPI Master Mode Timing

Note this diagram shows the mode where incoming data (SPIMISO) is sampled on the rising edge of SPISCLK, and outgoing data (SPIMOSI) transitions on the falling edge of SPISCLK.

Test Conditions

AVDD=DCVDD=1.2V, DBVDD1=DBVDD2=DBVDD3=1.8V, $T_A = +25^{\circ}C$, $C_{LOAD}=5pF$ (output pins), unless otherwise stated.

PA	SYMBOL	MIN	ТҮР	MAX	UNIT	
SPI Interface Timing - Ma	ster Mode					
SPISS set-up time to SPIS	CLK rising edge	t _{ssu}	25			ns
SPISS hold time from SPIS	CLK falling edge	t _{sHO}	25			ns
SPISCLK pulse cycle time		t _{scy}	61.6			ns
In SPI Master mode, the m	aximum SPISCLK frequency is 16.25	5MHz. It is also re	equired that F	$F_{SPISCLK} \leq F_{AF}$	HBCLK/8.	
SPISCLK duty cycle			40		60	%
SPIMISO set-up time to SF	ISCLK rising edge	t _{DSU}	10.5			ns
SPIMISO hold time from SI	PISCLK rising edge	t _{DHO}	2.0			ns
SPIMOSI propagation	5pF, reduced drive strength	t _{DL}			5.1	ns
delay from SPISCLK falling edge	5pF, full drive strength				4.7	
	25pF, reduced drive strength				6.3	
	25pF, full drive strength				8.7	

Table 5 SPI Master Mode Timing Values

Note the timing figures quoted in the table above are for full drive strength outputs (except where otherwise stated); these timings are not guaranteed for reduced drive strength.



SPI INTERFACE – SLAVE MODE





Note this diagram shows the mode where incoming data (SPIMOSI) is sampled on the rising edge of SPISCLK. By default, the outgoing data (SPIMISO) transitions on the falling edge of SPISCLK. When 'Early Transmit Data Phase' mode is selected (TX_PHASE=1), the outgoing data (SPIMISO) transitions on the rising edge of SPISCLK.

Test Conditions

 $\mathsf{AVDD}=\mathsf{DCVDD}=1.2\mathsf{V}, \ \mathsf{DBVDD1}=\mathsf{DBVDD2}=\mathsf{DBVDD3}=1.8\mathsf{V}, \ \mathsf{T}_\mathsf{A}=+25^\circ\mathsf{C}, \ \mathsf{C}_\mathsf{LOAD}=\mathsf{5pF} \ (output \ pins), \ unless \ otherwise \ stated.$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	
SPI Interface Timing - Slave Mode						
SPISS set-up time to SPISCLK rising edge		t _{ssu}	t _{AHBCLK} + 1.0			ns
SPISS hold time from SPISCLK falling edge		t _{sho}	2.0			ns
SPISCLK pulse cycle time		t _{scy}	38.5			ns
In SPI Slave mode, the maximum SPISCLK f	requency is 26MH	z. It is also requi	red that F _{SPISC}	LK < FAHBCLK		
SPISCLK duty cycle			40		60	%
SPIMOSI set-up time to SPISCLK rising edge	;	t _{DSU}	2.0			ns
SPIMOSI hold time from SPISCLK rising edge	е	t _{DHO}	2.0			ns
SPIMISO propagation delay from	C _{LOAD} =25pF	t _{DL}			12.1	ns
SPISCLK falling edge	C _{LOAD} =5pF				9.3	
SPIMISO propagation delay from	C _{LOAD} =25pF	t _{EDL}			14.1	ns
SPISCLK rising edge (early TX data mode)	C _{LOAD} =5pF				11.3	
SPIMISO enable from SPISS falling edge		t _{zD}			13.6	ns
SPIMISO disable from SPISS rising edge		t _{DZ}			7.8	ns

 Table 6 SPI Slave Mode Timing Values

Note the timing figures quoted in the table above are for full drive strength outputs; these timings are not guaranteed for reduced drive strength.



CONTROL INTERFACE (I2C) TIMING



Figure 6 I²C Control Interface Timing

Test Conditions

AVDD= DCVDD=1.2V, DBVDD1=DBVDD2=DBVDD3=1.8V, T_A = +25°C, unless otherwise stated.

PARAMI	ETER	SYMBOL	MIN	TYP	MAX	UNIT
SCLKn Frequency					1000	kHz
SCLKn Low Pulse-Width		t ₁	500			ns
SCLKn High Pulse-Width		t ₂	260			ns
Hold Time (Start Condition)	Pulse filter OFF	t ₃	260			ns
	Pulse filter ON		275			
Setup Time (Start Condition)	·	t ₄	260			ns
SDAn, SCLKn Rise Time		t ₆			120	ns
SDAn, SCLKn Fall Time		t ₇			120	ns
Setup Time (Stop Condition)		t ₈	260			ns
SDAn Setup Time (data/ACK inp	ut)	t₅	50			ns
SDAn Hold Time (data/ACK input)		t ₉	0			ns
SDAn Valid Time (data/ACK output)		t ₁₀			450	ns
Pulse width of spikes that will be	suppressed	t _{ps}	0		50	ns

Table 7 I²C Timing Values



DEVICE DESCRIPTION INTRODUCTION

The WM0011 is an audio DSP designed for smartphones and other high performance audio applications. The architecture is optimised for multi-channel audio processing such as software CODECs, equalisation, compression and echo cancellation.

BLOCK DIAGRAM



Figure 7 WM0011 Block Diagram



DESCRIPTION OF MODULES

BOOT ROM

The 32kB boot ROM allows the WM0011 to boot from a variety of sources. These are listed in the table below.

MODULE	BOOTABLE FROM
SPI Slave	External host processor
SPI Master	SST25WFxxx SPI Serial Flash

TIGHTLY-COUPLED MEMORY (TCM) RAM

The DSP's primary memory comprises 64-bit wide, zero-latency tightly coupled memory.

- 128kB of instruction RAM
- 128kB of data RAM

MULTI-PURPOSE RAM

The 384kB system RAM is connected to the DSP via the system bus. This RAM can be used for storing either instructions or data. Both data and instructions can be transferred in and out of TCM by DMA.

TENSILICA HIFI EP[™] DSP CORE

The core combines a 24-bit audio DSP engine that has been optimised for highly efficient highresolution audio processing, with a GCC-compatible (GNU Compiler Collection) general purpose RISC instruction set. It includes logic to interface with the AHB bus and the TRAX Trace Buffer, and to the JTAG TAP controller in order to provide support for On-Chip Debug (OCD). The HiFi EP[™] features:

- 7-stage instruction pipeline
- One load-store unit
- 12kB 3-way Instruction Cache (64-bit width), and corresponding TAG memory
- 24kB 3-way Data Cache (64-bit width), and corresponding TAG memory
- Pre-fetch buffering for slow external RAM support
- TCM Core Instruction RAM (64-bit width)
- PIF-to-AHB-Lite Bridge, Synchronous, 64-bit width
- Three general purpose timers
- Interrupt controller, with sixteen external and five internal interrupt inputs
- On-Chip Debug (OCD) support
- Trace port and corresponding 1kB TRAX trace RAM (32-bit width)
- Floating point accelerator

For more detailed information on the Tensilica HiFi EP™ core, refer to the 'HiFi EP Audio Engine Instruction Set Architecture Reference Manual' (HIFIEP-ISA-rm.pdf), available from Tensilica.



TIMER MODULE

Three 32-bit general-purpose timers are provided. The timers can be configured as up-counters or as down-counters. The Timer block features include:

- Free-running counter operation (triggered internally or externally)
- Event counter operation (externally triggered)
- One-shot operation from either an external or an internal trigger

WATCHDOG MODULE

A watchdog timer block is provided as a means to reset the WM0011 chip in the case of a software failure. A timeout of the watchdog produces a Warm Reset (maskable) that includes a reset of most registers and state machines, and of the PLL.

GPIO MODULE

There is one GPIO controller controlling seventeen multiplexed GPIO inputs. Two of these inputs can be selected as an interrupt to $HiFi EP^{TM}$, or one can be selected to be used as an input to the IRQC controller.

IRQC MODULE

The IRQC controller provides fine control of interrupts (edge control, etc). It also enables wake-up, and controls the external \overline{IRQ} output pin. Table 8 shows the IRQC assignments.

IRQC BIT	DIRECTION	DESCRIPTION
15	Output	Software interrupt – HiFi EP™ interrupt input
14	Output	Software interrupt – HiFi EP™ interrupt input
13	Input	Reserved
12	Input	Reserved
11	Input	Timer 2 interrupt
10	Input	Timer 1 interrupt
9	Input	DMA interrupt
8	Input	Watchdog interrupt
7	Input	STANDBY pin (Active Low)
		Note this input is inverted internally, and is therefore Active High at the input to the IRQC module.
6	Input	I2C interrupt
5	Input	AIF 2 interrupt
4	Input	AIF 1 interrupt
3	Input	UART interrupt
2	Input	SPI interrupt
1	Input	Cascaded interrupt input from the GPIO controller (Active Low)
0	Output	IRQ pin (Active Low)

Table 8 IRQC Interrupt assignment



I²C MASTER AND SLAVE MODULE

The l^2C module provides two independent l^2C buses. These are configured as one master and one slave. External pins are multiplexed such that only one of the l^2C Master, the l^2C slave, or the UART can be configured at any one time.

I²C Master:

- 100kHz, 400kHz and 1MHz operation
- Single master

I²C Slave:

- 100kHz, 400kHz and 1MHz operation
- Clock Stretching

PLL MODULE

An integrated cascade PLL can synthesise all internal clocks from a CMOS external reference clock or a directly-connected crystal. The two-stage PLL can generate accurate standard audio sampling frequencies from a wide range of reference frequencies. The cascade PLL provides a single lock indicator.

AUDIO INTERFACE (AIF) MODULES

The Audio Interface module transmits and receives a wide range of commonly used serial digital audio formats, including I^2S and multi-channel TDM. It has two independent serial data lines with a shared bit clock and a shared frame clock for transmit and receive.

Data is typically transferred between the AIF modules and memory by DMA.

SPI MODULE

The SPI control interface block features support for:

- 4-wire SPI protocol up to 26 MHz
- Master and slave mode operation
- Selectable 8, 16, 24, 32 and 64-bit data word transfer



FUSE MODULE

The fuse memory is a small area of non-volatile, one-time programmable (OTP) memory that controls:

- Access to the JTAG port, for security on production devices
- Port selection for program download following reset
- Start-up (default) register settings
- Security configuration

For custom-programmed devices, the fuses are configured during manufacture, according to application-specific requirements.

The WM0011 is also available as an un-programmed device. Note that fuse programming by users is not supported.

DMA MODULE

The DMA module automates the movement of data between memory and key peripherals, or between different memory locations. Features of the DMA controller include:

- 32 independent channels
- DMA requests can be assigned to either a high or a low priority arbitration group, with each group being arbitrated separately
- Low priority arbitration group requests use a master transfer type of either Single or Burst
- Software transfer trigger per channel
- Each DMA channel is configurable for 64-bit, 32-bit, 16-bit or 8-bit transfers
- Programmable transfer length
- DMA chaining capability via Linked List descriptor
- Programmable byte-swapping function
- DMA striding

TRAX TRACE BUFFER MODULE

The Tensilica HiFi EP[™] core has a trace capture unit that records the program execution flow to a circular trace buffer. Interrupts, exceptions and branches taken are all recorded in the trace capture file, which can be later used with the OCD module and Tensilica software tools for debugging real-time events or errors.



JTAG MODULE

The WM0011 features an IEEE 1149.1 JTAG Test Access Port (TAP) controller module for chip boundary scanning. The JTAG module also provides access to the On-Chip Debug (OCD) functions for the DSP core. A de-bug server connects to the TAP through a host TAP interface, which is typically an external device such as the USB2Demon[™] from Macraigor Systems. All supported JTAG probes are shown on the Tensilica website at http://www.tensilica.com/partners/jtag-probes/. Using the JTAG TAP controller, users can access and control the software-visible state of the processor, including:

- Generate an interrupt to put the processor in the debug mode
- Gain control of the processor upon any debug exception
- Read and write any software-visible register and/or memory location
- Resume normal mode of operation

The JTAG interface can be disabled on custom-programmed devices, to ensure device security. When the JTAG module is disabled, the WM0011 will only execute software code that has been securely authenticated.

PIN NAME	DIRECTION	DESCRIPTION				
ТСК	Input	TAP clock				
TMSDEBUG	Input	Input to TAP controller state machine				
TMSDFT	Input	JTAG mode select input				
TRST	Input	Reset input (Active low) for initialisation of the TAP controller				
TDI	Input	Selected serial instruction/data shift register input				
TDO	Output	Selected serial instruction/data shift register tri-state output				

The TAP interface consists of five signals listed below.

Table 9 IEEE 1149.1 TAP Signals

For more detailed information, refer to the 'Tensilica On-Chip Debugging Guide' (onchip_debug_guide.pdf).

ON-CHIP DEBUG MODULE

The Tensilica HiFi EP core has an On-Chip Debug (OCD) function that is accessed by the JTAG module.

The OCD module may be reset by the JTAG debugger probe by asserting the TOCDRST signal. This signal may also optionally generate a warm reset of the chip.

For further details on the on-chip debug module, please refer to the Tensilica user guide for the on-chip debug, 'onchip_debug_guide.pdf'.



POWER-ON AND RESET CONTROL

The WM0011 incorporates a number of different Reset mechanisms, which are summarised below.

Hardware Reset - this is controlled by the RESET input pin. When the RESET pin is asserted, the chip is held in its reset condition, with all modules disabled and registers set to default. When the RESET pin is de-asserted, the WM0011 will commence the boot sequence.

Warm Reset - this is controlled by the TOCDRST input pin, or by internal functions (Watchdog timeout, PLL Lock status, or the Wake-Up FSM). Each of these triggers can be masked individually. If any of the Warm Reset conditions is asserted (and unmasked), the Warm Reset will reset the core functions and peripheral modules.

Software Reset - this function comprises individual reset control fields for each peripheral module.

POWER ON RESET

There is no Power-On Reset (POR) circuit for initialising the chip on power-up.

It is required that the RESET input pin is asserted (logic '0') during power-up, and must remain asserted until the power supply rails are within recommended operating conditions, and the CLKIN reference is stable.

The WM0011 boot sequence will commence after the RESET pin has been de-asserted. When the WM0011 is ready to commence software/configuration download, the IRQ output pin will be asserted (logic '0').

See "Boot Sequence Control" for details of the WM0011 boot sequence. Note that, on completion of the boot sequence, the \overline{IRQ} output pin will be de-asserted (logic '1').

Note that, under default start-up conditions, the CLKIN input is selected as the clock source. The Custom fuse settings, and/or PLL Configuration download, can be used to select the start-up clocking configuration for different applications.



The Power-On Reset sequence is illustrated in Figure 8.

Figure 8 Power-On Reset Sequence



HARDWARE RESET

The Hardware Reset is triggered by asserting the RESET input pin. This pin is an 'active low' input; the Hardware Reset is asserted by applying a logic '0'. The Hardware Reset will reset the core functions and peripheral modules.

The WM0011 boot sequence will commence after the RESET pin has been de-asserted. When the WM0011 is ready to commence software/configuration download, the IRQ output pin will be asserted (logic '0').

See "Boot Sequence Control" for details of the WM0011 boot sequence. Note that, on completion of the boot sequence, the \overline{IRQ} output pin will be de-asserted (logic '1').

Note that, under default start-up conditions, the CLKIN input is selected as the clock source. The Custom fuse settings, and/or PLL Configuration download, can be used to select the start-up clocking configuration for different applications.

The Hardware Reset sequence is illustrated in Figure 9.



Figure 9 Hardware Reset Sequence

WARM RESET

The conditions that will initiate a Warm Reset are listed below. Each condition can be individually enabled or masked, to control whether a Warm Reset is triggered by the respective condition. The Warm Reset will reset the peripheral modules. Note that the Core Configuration Module (CCM) settings and the RAM contents are not affected by the Warm Reset (except where overwritten by the associated boot sequence).

TOCDRST input - this pin is provided for use as an input from the debug tool. Under default conditions, asserting this pin (logic '0') will trigger a Warm Reset. This can be masked using the OCD_MSK bit.

Watchdog timeout - the Watchdog Timeout condition can trigger a Warm Reset. This is disabled by default, and must be enabled in the Watchdog Timer (WDT) module using the WDT_RST_ENA bit if required. The Warm Reset can be masked within the Chip Configuration module using the WDT_MSK bit.

PLL Lock - the 'out-of-lock' condition in the PLL can trigger a Warm Reset. Under default conditions, the 'out-of-lock' condition will trigger a Warm Reset. This can be masked using the PLL_MSK bit.

Wake-Up condition - the device wake-up is triggered by the FIRQ_N signal from the Interrupt Controller (IRQC) module to the Wake-Up FSM. The Wake-Up event can be enabled as a Warm Reset condition using the WKUP_RST_ENA bit.

When a Warm Reset is triggered as part of a Wake-Up transition, software execution will commence at the code address determined by the STATIC_VECT_SEL register field (see Table 25). If the primary reset vector is selected, then the code execution will be equivalent to a Hardware Reset. The alternate reset vector allows application-specific reset behaviour to be configured. See "Memory Map" for details of the reset vector addresses.

The Warm Reset logic is shown in Figure 10. The illustration includes a number of latching status registers that are associated with the Warm Reset conditions.







SOFTWARE RESET

The Software Reset function comprises individual reset control fields for each peripheral module. Setting these bits to '0' will reset the respective module to its start-up condition. (These bits must be set to '1' for normal operation of the module.)

The Software Reset control bits are located in the CCM_SOFTRST register (see Table 24).

JTAG RESET

The JTAG interface controller is reset by asserting the TRST input pin. This pin is an 'active low' input; the JTAG Reset is asserted by applying a logic '0'.

Note that the JTAG interface is not affected by the WM0011 Warm Reset or Software Reset functions.

The JTAG interface can be disabled on custom-programmed devices, to ensure device security.



BOOT SEQUENCE CONTROL

Following Power-Up or Hardware Reset, the WM0011 executes the integrated ROM boot code, which starts up the chip from the reset condition. Following a short self-test routine, the IRQ pin is asserted (logic 0), indicating the WM0011 is ready to commence software/configuration download.

The boot-up behaviour is configurable using internal, one-time-programmable fuses. The fuse data controls which interface will be used for software/configuration download. The fuses also allow the start-up condition of certain control registers to be configured.

Note that the fuse data capability is supported on custom-programmed devices only. Un-programmed devices do not support these options. Fuse programming by users is not supported.

The software/configuration download is described later in this section. See also "Fuse Memory" for details of the programmable fuses.

As part of the boot sequence, the WM0011 will determine whether the Custom fuses have been programmed.

If the Custom fuses are not programmed, then the WM0011 will await a software/configuration download via the SPI (Slave) port.

If the Custom fuses have been programmed, then the fuse data will select the desired clocking configuration, and also select the desired boot method for software/configuration download. The available download options are SPI Slave, or SPI Master (eg. Flash Memory).

If SPI Master is selected, then the boot download is automatically initiated by the WM0011. If SPI Slave is selected, then the boot download is controlled by an external device. In all cases, the software will automatically execute on completion of a successful code download.

For normal operation, the software/configuration download must include executable code for the WM0011 DSP Core. The download may, optionally, include PLL settings codes for setting the desired clocking configuration.

The supported download actions are described later in this section. The 'Code Packet' format, also described, is used in each case.

The device clocking configuration can be selected via Custom fuse data or via PLL Configuration download. Note that, if the Custom fuses have been programmed, then the associated clocking configuration details will be superseded by the PLL Configuration data, if this is subsequently received.

Note that the Custom fuse data and PLL Configuration download include parameters that are held in the WM0011 control registers. The fuse settings and PLL download will determine the start-up values of the corresponding registers, but these can be updated during normal operation later if required.

The \overline{IRQ} pin is asserted (logic 0) shortly after Power-Up or Hardware Reset, indicating the WM0011 is ready to commence software/configuration download. The \overline{IRQ} pin remains asserted until valid application software is fully downloaded; the \overline{IRQ} output is then de-asserted (logic 1).

SOFTWARE / CONFIGURATION DOWNLOAD

The software/configuration download following power-up or hardware reset will comprise one or more of the following operations:

- Software Header download
- Software Data download
- Phase Locked Loop (PLL) configuration

A standard "Code Packet Format" data transfer mode is used in all cases, as described below.



CODE PACKET FORMAT

The Code Packet Format comprises 4 data blocks, as described in Table 10.

NAME	SIZE	DESCRIPTION				
CMD	1 byte	Command field, describing the function of the packet				
LEN	3 bytes	Length (in bytes) of the DAT portion of this code packet				
ADDR	4 bytes	Memory Address associated with the packet				
DAT	0 to 8184 bytes	Data words				

Table 10 Code Packet Format

The total size of the Code Packet (LEN) is required to be a multiple of 8 bytes.

The ADDR field must also be 64-bit aligned (ie. a multiple of 8 bytes).

All multi-byte data fields in the packet must the formatted in 'little endian' (Least Significant Byte first) format.

One or more code packets may be downloaded to the WM0011 in order to configure the device for the required application. The Code Packet Format is illustrated in Figure 11.

	CMD	LEN	ADDR	DAT		CMD	LEN	ADDR	DAT
--	-----	-----	------	-----	--	-----	-----	------	-----

Figure 11 Code Packet Format

CODE HEADER DOWNLOAD

The Software Code download operation requires multiple Code Packets to be sent to the WM0011. The download may be achieved via the SPI Slave or SPI Master (eg. Flash Memory) interfaces. If the Custom fuses are not programmed, then only the SPI (Slave) download method is possible.

The Software Code download comprises one Code Header packet, followed by multiple Code Data packets.

The Code Packet definition for the Code Header is:

- CMD = 0x02
- LEN = 0x00_0108
- ADDR = Start Address for code execution
- DAT = Data words

In the DAT portion of the code packet, the first 32-bit data word will contain the total length (in bytes) of the code image. This is followed by a 32-bit filler word, followed by the 256-byte image signature (SHA-256).

For custom-programmed devices, the WM0011 supports PKA-encryption of the image signature. This is not supported on un-programmed devices.

On receipt of a valid Code Header packet, the WM0011 will expect to receive the associated Code Data packets, thus completing the software code download.

Boot status and error codes are reported via the UART interface, and via the SPI interface during the Code Header download - see "Boot Status and Error Reporting".



CODE DATA DOWNLOAD

The Software Code download comprises one Code Header packet (as described above), followed by multiple Code Data packets.

The Code Packet definition for the Code Data is:

- CMD = 0x03
- LEN = Data Length (in bytes)
- ADDR = Start Address for code data
- DAT = Data words

On completion of the full set of Code Data packet downloads, the IRQ output is de-asserted and the WM0011 will commence execution of the downloaded software.

Note that completion of the Code Data packets is determined by the code image length that is contained within the Code Header packet (DAT). Software execution commences at the start address (ADDR) - also contained in the Code Header packet.

Boot status and error codes are reported via the UART interface, and via the SPI interface during the Code Data download - see "Boot Status and Error Reporting".

PLL CONFIGURATION DOWNLOAD

The PLL Configuration download operation requires a single Code Packet to be sent to the WM0011. The download may be achieved via the SPI Slave or SPI Master (eg. Flash Memory) interfaces. If the Custom fuses are not programmed, then only the SPI (Slave) download method is possible.

The Code Packet definition for PLL Configuration download is:

- CMD = 0x04
- LEN = 0x00_0018
- ADDR = 0x0000_0000
- DAT = PLL Configuration Data

The "DAT" portion must comprise 24 bytes, corresponding to the intended contents of the clocking configuration registers listed below. The CCM_CLK_CTRL1 register is transmitted first.

- CCM_CLK_CTRL1 (4 bytes, see Table 19)
- CCM_CLK_CTRL2 (4 bytes, see Table 20)
- CCM_CLK_CTRL3 (4 bytes, see Table 21)
- CCM_PLL_LOCK_CTRL (4 bytes, see Table 22)
- UART_BAUD_LSW (1 byte, see Table 118)
- UART_BAUD_MSW (1 byte, see Table 119)
- Padding (2 bytes)
- SPI_SCLKDIV (4 bytes, see Table 123)

On receipt of a valid PLL Configuration packet, the control registers noted above will be updated with the received data, and the new clocking configuration will become effective.

Note that the SPI_SCLKDIV register on the WM0011 is only updated if the selected boot method is SPI Master. In all other cases, the SPI_SCLKDIV portion of the PLL download is ignored and discarded. Note that the SPI Master boot method is only possible via the Custom fuse data settings.

Boot status and error codes are reported via the UART interface, and via the SPI interface during the PLL Configuration download - see "Boot Status and Error Reporting".



BOOT STATUS AND ERROR REPORTING

During boot-up, the WM0011 generates status and error codes for external monitoring of the start-up process. These status codes are reported via the UART interface, and also via the SPI interface (in SPI Slave mode only).

The SPI output comprises a 32-bit code for each status code. The status reporting on the SPI interface is only supported in SPI Slave mode. A maximum of one status/error code can be reported per Code Packet received. The applicable code will be transmitted for the duration of the next Code Packet that follows after the Code Packet to which the status/error code relates. Accordingly, it should be noted that some codes may be applicable but are not transmitted on the SPI interface.

The UART output is in the form of a single ASCII character code for each condition. The applicable code(s) are reported immediately after receipt of the Code Packet to which they relate.

The SPI interface can report all of the defined status/error codes; the UART interface only supports a reduced set of codes, as noted in Table 11.

The UART data output format is: 8 data bits, stop bit, no parity. If the Custom fuses are not programmed, then the assumed clock rate (24.5MHz) gives 115,200bps data output. Other clock frequencies and data bit rates are possible using the Custom fuse or PLL Configuration options.

MESSAGE NAME	UART (ASCII)	SPI SLAVE	DESCRIPTION
ROM_DBG_CODE_START		0x0FED0000	The C startup code has finished and ROM application starting
ROM_DBG_FUSE_CLR		0x0FED0001	The contents of the fuse array are entirely blank
ROM_DBG_CUST_FUSE_CLR		0x0FED0002	The custom portion of the fuse array is blank
ROM_DBG_COMM_ENABLED	А	0x0FED0003	Communication port enabled and ROM ready for image download
ROM_DBG_FUSE_DL_SUCCESS	В	0x0FED0004	Fuse Data received successfully.
ROM_DBG_FUSE_PROGRAMMED	С	0x0FED0005	Fuses are programmed, rebooting immediately.
ROM_DBG_GOOD_PKT	D	0x0FED0006	A valid data packet received
ROM_DBG_CODE_HDR_VALID	E	0x0FED0007	Valid Code Header Packet received
ROM_DBG_CODE_PKT_VALID	F	0x0FED0008	Valid Code Data packet received
ROM_DBG_CODE_DL_COMPLETE	G	0x0FED0009	An entire code image has been downloaded
ROM_DBG_CODE_SECURE_MATCH	Н	0x0FED000A	The decrypted image header matches the SHA result
ROM_DBG_CODE_UNSECURE_MATCH	I	0x0FED000B	The raw image header matches the SHA result, with JTAG enabled
ROM_DBG_APP_START	J	0x0FED000C	This is the final message sent by the ROM prior to starting the User Application.
ROM_DBG_WAITING_PLL_LOCK	к	0x0FED000D	This is sent as soon as the PLL is enabled while waiting for LOCK to be asserted
ROM_DBG_PLL_PACKET_SUCCESS	L	0x0FED000E	The PLL packet was received and clocks have been successfully changed
ROM_DBG_FUSE_INVALID	а	0x0FED0023	A CRC mismatch in the custom fuses detected
ROM_DBG_FUSE_DL_FAIL_BAD_LEN	b	0x0FED0024	The Custom Fuse image length is incorrect.
ROM_DBG_IMG_TOO_LONG	с	0x0FED0025	Final Data Packet exceeds total length specified in Header Packet
ROM_DBG_PKT_OVERFLOW	d	0x0FED0026	Data packet received prior to previous packet finished processing possible overflow
ROM_DBG_CODE_UNSECURE_MISMATCH	е	0x0FED0027	The raw image header does NOT match the SHA result w/ JTAG enabled

The boot status and error report codes are defined in Table 11.



WM0011

MESSAGE NAME	UART (ASCII)	SPI SLAVE	DESCRIPTION
ROM_DBG_CODE_SECURE_MISMATCH	f	0x0FED0028	The decrypted image header does NOT match the SHA result
ROM_DBG_CODE_ILLEGAL_DOWNLOAD	g	0x0FED0029	The USER has attempted a Code Download when fuses are blank and JTAG is disabled
ROM_DBG_CODE_DL_FAIL	h	0x0FED002A	The code download has failed and will restart
ROM_DBG_BAD_SPI_FUSE_PKT	i	0x0FED002B	Invalid packet received when JTAG fuse is blank
ROM_DBG_BAD_SPI_PKT	j	0x0FED002C	SPI XFR length does NOT match packet length
N/A	k	0x0FED002D	Not Currently Used
N/A	I	0x0FED002E	Not Currently Used
N/A	m	0x0FED002F	Not Currently Used
N/A	n	0x0FED0030	Not Currently Used
N/A	0	0x0FED0031	Not Currently Used
ROM_DBG_SPI_ERR_RDOFL	р	0x0FED0032	SPI Read Overflow error reported by IP Packet is discarded
ROM_DBG_SPI_ERR_UCLK	q	0x0FED0033	SPI Underclock error is reported by IP, Packet is discarded
ROM_DBG_BAD_HDR_PKT	r	0x0FED0034	Header Packet does not contain correct # of bytes.
ROM_DBG_INVALID_PKT_TYPE	s	0x0FED0035	An unsupported packet type is received.
ROM_DBG_DATA_BEFORE_HDR	t	0x0FED0036	A Data packet is received without first receiving the Header packet
ROM_DBG_FUSE_DL_FAIL_FUSES_PROG D	u	0x0FED0037	A Custom Fuse image is received when fuses are already programmed.
ROM_DBG_FUSE_DL_FAIL_BAD_CRC	v	0x0FED0038	Computed CRC in downloaded Fuse Packet is incorrect.
ROM_DBG_INVALID_PLL_PKT	w	0x0FED0039	PLL packet with incorrect data length received.
ROM_DBG_CLEARING_PLL_OVERRIDE	x	0x0FED003A	PLL Unlock caused warm reset clearing error before switching to PLL clock source
ROM_DBG_DATA_PACKET_ALIGN_ERR	у	0x0FED003B	Code Download packet has a length or address that is not double word aligned

Table 11 Boot Status and Error Reporting

BOOT SEQUENCE FLOW DIAGRAMS

Figure 12, Figure 13 and Figure 14 illustrate the top level boot flow (Figure 12), boot packet processing (Figure 13), and application validation (Figure 14).




Figure 12 Top Level Boot Flow





Figure 13 Boot Packet Processing





Figure 14 Application Validation



INTERRUPTS

There are a number of different Interrupt levels on the WM0011. The overall Interrupt scheme is illustrated in Figure 15.

GPIO pins that are configured as inputs are handled by a dedicated GPIO circuit. This provides readback of the GPIO status, and configurable edge/level detection, giving rise to a single GPIO_INT interrupt. See "General Purpose Input/Output (GPIO) Module" for further details.

Most of the peripheral modules generate one interrupt each, feeding into the WM0011 Interrupt module. The GPIO_INT signal described above is one such input. The STANDBY pin also provides input directly to the Interrupt module. See "Interrupt Controller (IRQC) Module" for further details.

The HiFi2 EP^{TM} DSP core has its own Interrupt functionality also. The inputs to the HiFi2 EP^{TM} DSP core comprise the IRQ_N and FIRQ_N outputs from the WM0011 Interrupt module, combined with direct inputs from most of the peripheral modules. Two GPIO inputs may be selected (via multiplexers) as HiFi2 EP^{TM} interrupts. The STANDBY pin and a number of HiFi2 EP^{TM} internal signals make up the remaining inputs.

The IRQ pin output is controlled by the WM0011 Interrupt module.



Figure 15 External and Internal Interrupts to HiFi EP[™]



The HiFi EP[™] DSP core interrupts are described in Table 12.

All of these interrupts are Active High at the input to the HiFi EP™ DSP core.

HIFI EP™ DSP INTERRUPT (TYPE/PRIORITY)	DESCRIPTION	SOURCE
Int0 (Level/1)	SPI interrupt	SPI controller
Int1 (Level/1)	UART interrupt	UART controller
Int2 (Level/2)	Reserved	
Int3 (Level/1)	WDT interrupt	Watchdog Timer
Int4 (Level/1)	I2C interrupt	I2C controller
Int5 (Level/1)	PKA interrupt	PKA controller
Int6 (TMR/1)	HiFi EP™ Timer0	Internal to HiFi EP™ core
Int7 (Software/1)	HiFi EP™ Software	Internal to HiFi EP™ core
Int8 (Level/2)	Reserved	
Int9 (Level/3)	STANDBY input pin	STANDBY input pin
Int10 (Timer/3)	HiFi EP™ Timer1	Internal to HiFi EP™ core
Int11 (Software/3)	HiFi EP™ Software	Internal to HiFi EP™ core
Int12 (Level/4)	FIRQ_N interrupt	IRQC module
Int13 (TMR/5)	HiFi EP™ Timer2	Internal to HiFi EP™ core
Int14 (NMI/7)	Non-Maskable Interrupt	
Int15 (Level/1)	IRQ_N interrupt	IRQC module
Int16 (Level/1)	AIF 1 interrupt	AIF controller #1
Int17 (Level/1)	AIF 2 interrupt	AIF controller #2
Int18 (Level/1)	AIF 3 interrupt	AIF controller #3
Int19 (Level/1)	DMA interrupt	DMA controller
Int20 (Level/1)	Reserved	
Int21 (Level/1)	TMR 1 interrupt	TIMER 1 module
Int22 (Level/1)	TMR 2 interrupt	TIMER 2 module
Int23 (Level/1)	TMR 3 interrupt	TIMER 3 module
Int24 (Level/1)	Reserved	
Int25 (Level/1)	Reserved	
Int26 (Level/1)	Software interrupt 15	IRQC module
Int27 (Level/1)	Software interrupt 14	IRQC module
Int28 (Level/1)	GINT1	GPIO pin
		(selected using GINT1_SEL - CCM_CONTROL register)
Int29 (Level/1)	GINT2	GPIO pin (selected using GINT2_SEL - CCM_CONTROL register)
Int30 (Level/1)	Reserved	
Int31 (WriteErr)	AHB bus error	Internal to HiFi EP™ core

Table 12 DSP Core Interrupts



MEMORY MAP

	0xFFFF FFFF	
250880 kB		[reserved]
	0xF0B0 0000	
	 0xF0AF_FFFF	
1024 kB	0xF0A0 0000	RNG
1024 kB	0xF09F_FFFF	AIF CONTROLLER #3
	0xF090_0000	
1024 kB	0xF08F_FFFF	AIF CONTROLLER #2
	0xF080_0000	
1024 kB	0xF07F_FFFF	AIF CONTROLLER #1
	0xF070_0000	AIF CONTROLLER#1
	0xF06F FFFF	
1024 kB		PKA CONTROLLER
	0xF05F FFFF	
1024 kB	_	DMA CONTROLLER: SHA SPACE
	0xF050_0000	
1024 kB	0xF04F_FFFF	DMA CONTROLLER
	0xF040_0000	
1024 kB	0xF03F_FFFF	SPI CONTROLLER
1024 KD	0xF030_0000	SFICONTROLLER
	0xF02F_FFFF	
2048 kB		[reserved]
	0xF010_0000	
1024 kB	0xF00F_FFFF	APB BRIDGE SPACE
	0xF000_0000	
	0xEFFF_FFFF	
2358912 kB		[reserved]
	0x6006 0000	
	0x6005 FFFF	
		System RAM
384 kB	0x6000 0000	
	0x6000_0000	·
	0x6000_0000 0x5FFF_FFF	
	0x5FFF_FFFF	[reserved]
262112 kB		[reserved]
262112 kB	0x5000_8000 0x5000_7FF	
262112 kB	0x5FFF_FFFF 0x5000_8000 0x5000_7FFF 0x5000_0000	[reserved] System ROM
262112 kB 32 kB	0x5000_8000 0x5000_7FF	System ROM
262112 kB	0x5FFF_FFFF 0x5000_8000 0x5000_7FFF 0x5000_0000	
262112 kB 32 kB	0x5FFF_FFFF 0x5000_8000 0x5000_7FFF 0x5000_0000	System ROM
262112 kB 32 kB 262016 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x5000_0000 0x4FFF_FFFF	System ROM [reserved] HiFi EP™ IRAM1
262112 kB 32 kB 262016 kB 64 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x5000_0000 0x4FFF_FFF 0x4002_0000	System ROM [reserved] HiFi EP™ IRAM1 (this space maps to HiFi EP™
262112 kB 32 kB 262016 kB 64 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x5000_0000 0x4FFF_FFF 0x4002_0000 0x4001_FFFF 0x4001_0000	System ROM [reserved] HiFi EP™ IRAM1
262112 kB 32 kB 262016 kB 64 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x5000_0000 0x4FFF_FFF 0x4002_0000 0x4001_FFFF 0x4001_0000 0x4000_FFFF	System ROM [reserved] HiFi EP™ IRAM1 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ IRAMO (this space maps to HiFi EP™
262112 kB 32 kB 262016 kB 64 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x4000_0000 0x4FFF_FFF 0x4002_0000 0x4001_FFFF 0x4001_0000 0x4000_FFFF 0x4000_0000	System ROM [reserved] HiFi EP™ IRAM1 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ IRAMO (this space maps to HiFi EP™ AHB Slave as inbound DMA)
262112 kB 32 kB 262016 kB 64 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x4000_0000 0x4FFF_FFFF 0x4002_0000 0x4001_FFFF 0x4001_0000 0x4000_FFFF 0x4000_0000 0x3FFF_FFFF	System ROM [reserved] HiFi EP™ IRAM1 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ IRAMO (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAMO
262112 kB 32 kB 262016 kB 64 kB 64 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x4000_0000 0x4FFF_FFF 0x4002_0000 0x4001_FFFF 0x4001_0000 0x4000_FFFF 0x4000_0000	System ROM [reserved] HiFi EP™ IRAM1 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ IRAMO (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAMO (this space maps to HiFi EP™ AHB Slave as inbound DMA)
262112 kB 32 kB 262016 kB 64 kB 64 kB 64 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x4000_0000 0x4FFF_FFFF 0x4002_0000 0x4001_FFFF 0x4001_0000 0x4000_FFFF 0x4000_0000 0x3FFF_FFFF	System ROM [reserved] HiFi EP™ IRAM1 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ IRAM0 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAM0 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAM1
262112 kB 32 kB 262016 kB 64 kB 64 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x5000_0000 0x4FFF_FFFF 0x4002_0000 0x4001_FFFF 0x4001_0000 0x4000_FFFF 0x4000_0000 0x3FFF_FFFF 0x3FFF_0000	System ROM [reserved] HiFi EP™ IRAM1 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ IRAMO (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAMO (this space maps to HiFi EP™ AHB Slave as inbound DMA)
262112 kB 32 kB 262016 kB 64 kB 64 kB 64 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x5000_0000 0x4FFF_FFFF 0x4001_0000 0x4001_FFFF 0x4000_FFFF 0x4000_0000 0x3FFF_FFFF 0x3FFF_FFFF 0x3FFF_FFFF	System ROM [reserved] HiFi EP™ IRAM1 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ IRAMO (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAMO (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAMO (this space maps to HiFi EP™
262112 kB 32 kB 262016 kB 64 kB 64 kB 64 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x5000_0000 0x4FFF_FFFF 0x4001_0000 0x4001_FFFF 0x4000_FFFF 0x4000_0000 0x3FFF_FFFF 0x3FFF_0000 0x3FFE_FFFF 0x3FFE_0000	System ROM [reserved] HiFi EP™ IRAM1 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ IRAMO (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAMO (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAM1 (this space maps to HiFi EP™ AHB Slave as inbound DMA)
262112 kB 32 kB 262016 kB 64 kB 64 kB 64 kB 64 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x5000_0000 0x4FFF_FFFF 0x4002_0000 0x4001_FFFF 0x4001_0000 0x4000_FFFF 0x4000_0000 0x3FFF_FFFF 0x3FFF_0000 0x3FFF_FFFF 0x3FFF_0000 0x3FFF_FFFF	System ROM [reserved] HiFi EP™ IRAM1 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ IRAM0 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAM0 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAM0 (this space maps to HiFi EP™
262112 kB 32 kB 262016 kB 64 kB 64 kB 64 kB 64 kB	0x5FFF_FFF 0x5000_8000 0x5000_7FFF 0x5000_0000 0x4FFF_FFFF 0x4001_0000 0x4001_FFFF 0x4000_FFFF 0x4000_0000 0x3FFF_FFFF 0x3FFF_0000 0x3FFE_FFFF 0x3FFE_0000	System ROM [reserved] HiFi EP™ IRAM1 (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ IRAMO (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAMO (this space maps to HiFi EP™ AHB Slave as inbound DMA) HiFi EP™ DRAM1 (this space maps to HiFi EP™ AHB Slave as inbound DMA)

/		0xF00F_FFFF	
1	[reserved]		448 kB
/		0xF009_0000	
/ [UART	0xF008_FFFF	64 kB
/	UART	0xF008_0000	04 KD
	WDT	0xF007_FFFF	64 kB
	VVDT	0xF007_0000	04 KD
	TRAX access	0xF006_FFFF	64 kB
	TRAX access	0xF006_0000	04 KD
	IRQC	0xF005_FFFF	64 kB
	INQU	0xF005_0000	04 00
Γ	GPIO	0xF004_FFFF	64 kB
	GFIO	0xF004_0000	04 KD
	FUSE	0xF003_FFFF	64 kB
	TOOL	0xF003_0000	04 00
	12C	0xF002_FFFF	64 kB
	120	0xF002_0000	04 00
	TMR	0xF001_FFFF	64 kB
		0xF001_0000	
	ССМ	0xF000_FFFF	64 kB
		0xF000_0000	

	/	
	Window Reg Ovfl Vector	0x6000_0000
	Level 2 Interrupt	0x6000 0180
	Level 3 Interrupt	0x6000 01C0
	Level 4 Interrupt	0x6000_0200
	Level 5 Interrupt	0x6000 0240
\leq	Level 6 Interrupt	0x6000 0280
	Level 7 (NMI)	0x6000_02C0
	Kernel Exception	0x6000 0300
	User Exception	0x6000 0340
	Double Exception	0x6000 03C0
		_
	Primary Reset Vector	0 ×5000_0000

.....

Alternate Reset Vector 0x4000_0400



CLOCKING

The WM0011 requires a clock reference for its internal functions, and to provide clocking for external interfaces when Master mode is selected on the respective module(s).

The external clock reference is connected via the XTI pin; this may be either a digital logic input, or may be provided using an external crystal. A two-stage PLL is provided, allowing a high frequency internal clock to be generated from the XTI clock input reference.

The clocking architecture is illustrated in Figure 16. The CLKIN reference (direct from the XTI pin) can provide clocking to all modules directly, and is also used as the input clock to the PLL. An alternate clock (ALTCLK) can also be configured using a GPIO pin as input.

The clock source for most of the WM0011 functions is selected using the CLK_SEL multiplexer; this provides a glitch-free switchover between the CLKIN, PLLOUT or ALTCLK signals. Note that, if a Warm Reset is triggered due to the PLL 'out-of-lock' condition, then the CLK_SEL multiplexer forces the selection of CLKIN as the system clock source. This override must be cleared before any other clock source can be selected.

The clock reference selected by CLK_SEL is processed by configurable dividers to generate the following system clocks:

- DSPCLK clock reference for the HiFi2 EP[™] DSP core
- AHBCLK clock reference for selected peripherals
- APBCLK clock reference for selected peripherals

The main clocking options are summarised as follows:

- Under initial start-up conditions, CLKIN is selected as the clock source.
- High-speed clocking is possible when the PLL is configured, and PLLOUT is selected as the clock source.
- The alternative clock source, ALTCLK provides the option of a low-speed clocking configuration; this could be used for a low-power operating mode, or if CLKIN was unsuitable or unavailable.





Figure 16 Clocking Architecture



CRYSTAL OSCILLATOR

The external clock reference connected to the XTI pin may be either a digital logic input, or may be provided using an external crystal. The typical connection details for an external crystal are illustrated in Figure 17.



Figure 17 Crystal Oscillator External Components

Selection of the correct external components for the crystal oscillator is important. Recommended guidelines are provided below. Users should also refer to the crystal component datasheet for applicable guidelines.

The feedback resistor (Rf) biases the internal inverter in the high gain region. A typical resistance of $1M\Omega$ is recommended.

The damping resistor (Rd) increases stability, and reduces power consumption, suppressing the high frequency gain. Note that, if this resistance is too large, the loop could fail to oscillate. Some circuits may omit the Rd resistor altogether.

The load capacitors C1 and C2 should be selected according to the recommended load capacitance, C_L of the crystal, which is given by the following equation:

Load Capacitance $C_L = \frac{C1 \times C2}{C1 + C2} + C_{STRAY}$

Assuming C1 = C2 and C_{STRAY} = 2.75pF (typical pad i/o capacitance), then:

C1 = C2 = 2 x (C_L - 2.75pF).

For example, if the crystal has a recommended load capacitance $C_L = 9pF$, then C1 = C2 = 12.5pF.

Table 13 shows the recommended load capacitance and maximum ESR values for a range of suitable WM0011 clocking frequencies.

FREQUENCY	CAPACITANCE (CL)	MAXIMUM ESR
2MHz to 6MHz	20pF	1000Ω
6MHz to 10MHz	16pF	160Ω
10MHz to 20 MHz	12pF	90Ω
20MHz to 30MHz	8pF	40Ω

Table 13 Crystal Selection Guide



PHASE LOCKED LOOP (PLL)

The WM0011 incorporates a 2-stage Phase Locked Loop (PLL), which can generate the internal highspeed clock reference for the DSP core and other peripheral modules.

The PLL input reference is derived from CLKIN, which may be either a digital logic input, or crystalgenerated, as described earlier.

Each PLL can be configured independently. The PLL is reset using the PLLn_RST bits; the PLL is bypassed using the PLLn_BYPASS bits, where 'n' is 1 or 2 for the respective PLL. Note that, if only a single-stage PLL is required, then PLL1 should be bypassed, and PLL2 used.

The PLL loop filter is configured using the PLLn_FRANGE_MSK register; this should be set according to the reference frequency, F_{REF} , of the respective PLL. (Note that the reference frequency is the input frequency, after division by the PLLn_INDIV register setting.)

The frequency conversion ratio of the PLL is configured using PLLn_FRATIO. A divider is provided in the input path and output path of each PLL; these are adjusted using the PLLn_INDIV and PLLn_OUTDIV registers.

The PLL configuration registers are illustrated in Figure 18. The frequency limits for F_{REF} and F_{VCO} are also noted. The two PLLs are cascaded in series; the same frequency limits apply in each case.

The PLLs should be disabled whenever changes are made to the PLL configuration registers. Note that a valid system clock must be maintained when disabling the PLLs; the system clock multiplexer (CLK_SEL) must select a valid clock source (CLKIN or ALTCLK) before disabling the PLLs.



Figure 18 PLL Configuration

The PLL Lock status can be read from the PLL_RAW_LOCK register bit in the CCM_STATUS register (see Table 17). It is recommended that the PLL output is not selected as the clock source until PLL_RAW_LOCK indicates that PLL Lock has been achieved.

A configurable PLL 'out-of-lock' detection circuit is also provided; this is enabled and configured using the PLL_LOCKDET_ENA and PLL_LOCKDET_MODE registers, as described in Table 22. It is recommended that this function is not enabled until PLL_RAW_LOCK indicates that PLL Lock has been achieved.

The PLL lock detection is derived by checking the ratio of the PLL2 output frequency with respect to the PLL1 input frequency; a count is maintained of instances when the ratio is outside the limits set by PLL_LOCKDET_MIN and PLL_LOCKDET_MAX.

When setting the PLL_LOCKDET_MIN and PLL_LOCKDET_MAX thresholds, it should be noted that the input and output clock counters are not synchronised; an error margin should be incorporated into the thresholds to avoid incorrect triggering of the out-of-lock detection.

If the count of the number of frequency ratio exceptions exceeds the thresholds set by PLL_UNDERFLOW_LIMIT or PLL_OVERFLOW_LIMIT, then the PLL 'out-of-lock' condition is asserted.

The PLL 'out-of-lock' condition is indicated via the PLL_FLAG and PLL_UNLOCK register bits in the CCM_STATUS register (see Table 17).

The PLL 'out-of-lock' condition can trigger a Warm Reset, as described in the "Power-on and Reset Control" section. This is selectable using the PLL_MSK bit.



If a Warm Reset is triggered, due to the PLL 'out-of-lock' condition, then the CLK_SEL multiplexer is overridden to force the selection of CLKIN as the system clock source. This override condition is indicated via the PLL_OVERRIDE_FLAG in the CCM_STATUS register. The PLL_OVERRIDE_FLAG must be cleared before any other clock source can be selected.

The 2-stage PLL configuration is illustrated in Figure 19. Example PLL settings for typical use cases are described in Table 14.



Figure 19 2-stage Cascade PLL Architecture

	PL	L1 CONFI	GURATION	1		PL	L2 CONF	GURATION	I	
PLL1 INPUT (MHz)	PLL1_ FRANGE _MSK	PLL1_ INDIV	PLL1_ FRATIO	PLL1_ OUTDIV	PLL1 OUTPUT (MHz)	PLL2_ FRANGE _MSK	PLL2_ INDIV	PLL2_ FRATIO	PLL2_ OUTDIV	PLL2 OUTPUT (MHz)
6.144		(PLL1 b	ypass)		6.144	1h	00h	53h	01h	258.048
12.288		(PLL1 b	ypass)		12.288	2h	00h	29h	01h	258.048
24.576		(PLL1 b	ypass)		24.576	2h	01h	29h	01h	258.048
5.6448		(PLL1 b	ypass)		5.6448	1h	00h	5Bh	01h	259.6608
11.2896		(PLL1 b	ypass)		11.2896	2h	00h	2Dh	01h	259.6608
22.5792		(PLL1 b	ypass)		22.5792	2h	01h	2Dh	01h	259.6608
26		(PLL1 b	ypass)		26	3h	00h	13h	01h	260
19.2		(PLL1 b	ypass)		19.2	1h	01h	35h	01h	259.2
26	3h	03h	41h	01h	214.5	2h	12h	2Dh	01h	259.6579
	the values sho 20 and Table		_			Ln_FRATIO a	and PLLn_	OUTDIV are	e the registe	r values.

Table 14 Example PLL Configurations



CORE DEVICE PERIPHERALS

The following sections describe each of the peripheral modules in turn. Each section comprises a descriptive overview, and the detailed definition of the associated control registers.

Note that the following definitions apply for the "S/W Access" data relating to the control register fields:

- RO: Read-Only register bit. Writes to these bits have no effect.
- WO: Write-Only register bit. The read value has no meaning.
- RW: Read/Write register bit.
- R/W1C: Read / Write 1 to Clear bit. Supports Read and Write operations. Writing a '1' clears the bit; Writing a '0' has no effect.
- R/WC: Read / Write to Clear bit. Supports Read and Write operations. Writing any value clears the bit.
- RC: Read to Clear bit. The bit is cleared (set to 0) when it is Read.

CCM - CHIP CONFIGURATION MODULE

BASE ADDRESS 0xF000_0000

CCM FEATURES

This Chip Configuration Module section covers the internal chip configuration, core peripherals, and low power modes of operation.

This 32-bit APB slave contains user-programmable control registers to gate various peripheral clocks, force various peripheral resets, control power management, and control other miscellaneous functions.

The CCM implements the following functions:

- Clocking control/enable registers, and clock generation
- Reset control/enable registers, and Reset generation
- Main control and status registers
- GPIO / STANDBY de-bounce
- I/O buffer control registers (programmable drive strength, pull enables, etc.)
- Scratchpad registers
- Sleep/Wake-up control registers and Wake-up state machine (FSM)







CLOCKING CONTROL

The CCM registers allow full configuration of the WM0011 clocking options, including clock dividers, clock multiplexers and the 2-stage Phase Locked Loop (PLL). Individual clock enable registers are provided for each peripheral module.

RESET CONTROL

The CCM registers allow flexible control of the Warm Reset functions. The Warm Reset conditions are individually maskable, and status readback is also provided. Software Reset control registers allow each peripheral to be reset individually.



INTERFACE PORT SELECTION

The I2C and UART interfaces are supported via multiplexed input/output pins. The SPI and AIF3 interfaces are similarly multiplexed. These ports are configured using the PORTn_SEL fields in the CCM_CONTROL register.

Each of the GPIO pins is multiplexed with one or more serial interface pin function. These pins are configured using the control bits in the CCM_GPIO_SEL register.

GPIO / STANDBY DE-BOUNCE

A maximum of two GPIO pins can be selected as interrupts directly to the HiFi2 EP[™] DSP core. The applicable GPIOs are selected using the GINTn_SEL register fields.

The STANDBY pin is an input to the Interrupt Controller module, and also to the HiFi2 EP[™] DSP core.

De-bouncing of these inputs to the DSP core can be configured using the control fields in the CCM_DB_STBY, CCM_DB_GINT1 and CCM_DB_GINT2 registers.

I/O BUFFER CONTROL

The CCM provides full control of the input/output enables, drive strength and pull-up/pull-down configuration of the I/O buffer pins. Note that the Pull-Up / Pull-Down capabilities of the I/O pins are noted in the "Pin Description" section.

SLEEP / WAKE-UP CONTROL

The WM0011 supports a 'Sleep' mode, suitable for low-power standby and similar requirements.

Note that the application software must ensure that the WM0011 (and associated functions) are configured as required before selecting the Sleep mode.

Sleep mode is commanded by writing '1' to the SLP_ENA bit in the CCM_WKUP_CTRL register.

Note that the SLP_ENA bit does not have any effect on the HiFi2 EP[™] DSP core operation; the DSP core sleep state is selected when the core executes a "WAITI" command. The WAIT_HIFI_SLP_ENA bit selects whether to wait for the WAITI to complete before proceeding with the Sleep sequence.

The DSPCLK_SLP_DSBL bit selects whether to disable the DSPCLK in Sleep mode.

The AHBCLK_SLP_DSBL bit selects whether to disable the AHBCLK in Sleep mode.

Note that, if DSPCLK or AHBCLK is disabled in Sleep mode, then the WAIT_HIFI_SLP_ENA bit must be set to '1'. This ensures that the DSP core functions are suspended before the clocking is disabled.

Note that, if DSPCLK is disabled in Sleep mode, then the AHBCLK must also be disabled in Sleep.

The AIF_BYP_SEL field controls whether one of the AIF Bypass Modes is selected in Sleep mode. Details of the AIF Bypass modes are provided later in this section.

On completion of the steps described above, the WM0011 will be in Sleep mode.

The trigger for Wake-Up is the FIRQ_N output from the Interrupt Controller (IRQC) module. The STANDBY pin, GPIO pins, and Interrupt signals from the peripheral modules are all inputs to the IRQC module, and may be configured to trigger the WM0011 Wake-Up sequence.

Note that, if DSPCLK or AHBCLK is disabled in Sleep mode, then the **STANDBY** pin is the only signal that can trigger the Wake-Up sequence.

The AIF_BYP_AUTO_EXIT bit selects whether to exit the AIF Bypass mode (if applicable) as part of the Wake-Up sequence.

The AHBCLK and DSPCLK clocks are re-enabled as part of the Wake-Up sequence.

The WKUP_RST_ENA bit selects whether a Warm Reset is triggered as part of the Wake-Up.

On completion of the steps described above, the WM0011 will be in its normal operating state.





The Sleep and Wake-Up sequences are illustrated in Figure 21.

Figure 21 CCM Wake-up

AIF BYPASS MODE

When the WM0011 is in the Sleep mode, the AIF inputs/outputs can be configured in a Bypass mode, allowing AIF data to be looped through the device, with the AIF modules disabled.

The AIF Bypass modes are illustrated in Figure 22.





Figure 22 AIF Bypass Modes (Sleep Mode only)

Although the AIF Bypass Modes are intended for use when the WM0011 (including the HiFi2 EP[™] DSP core) are in Sleep mode, it is also possible to select AIF Bypass with the DSP core still enabled. This can be achieved using the Sleep and Wake-Up sequences, as described below.

AIF Bypass Mode B2 (CODEC is Clock Master)



Writing '1' to SLP_ENA will command the WM0011 Sleep mode, as described above. If the DSP "WAITI" command is not executed, and WAIT_HIFI_SLP_ENA, DSPCLK_SLP_DSBL, and AHBCLK_SLP_DSBL are all set to '0', then AIF Bypass can be achieved without interrupting the HiFi2 EP[™] DSP core operation. (The desired AIF Bypass mode is selected using the AIF_BYP_SEL field.)

If the Wake-Up sequence is triggered, and AIF_BYP_AUTO_EXIT=0, then the WM0011 will return to normal operation, with the AIF Bypass mode unchanged. Writing '1' to the AIF_BYP_FORCE_EXIT bit will de-select AIF Bypass mode.

CCM REGISTER MAP

The register map of the CCM module is illustrated in Table 15.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	CCM_CONTROL	General Control	0x001E_1E00
Base + 0x04	CCM_STATUS	General Status	0x8000_0000
Base + 0x0C	CCM_GPIO_SEL	Port Select	0x0000_0000
Base + 0x10	CCM_CLK_CTRL1	Clock Control 1	0x0000_0011
Base + 0x14	CCM_CLK_CTRL2	Clock Control 2	0x03DE_0000
Base + 0x18	CCM_CLK_CTRL3	Clock Control 3	0x0000_0000
Base + 0x1C	CCM_PLL_LOCK_CTRL	PLL Lock Detect Control	0x3312_0E00
Base + 0x24	CCM_CLK_ENA	Clock Enable	0x02BA_187F
Base + 0x28	CCM_SOFTRST	Software Reset	0x00BA_087F
Base + 0x30	CCM_WKUP_CTRL	Chip Wakeup Control	0x0001_0000
Base + 0x44	CCM_DB_STBY	Standby De-bounce Control	0x0000_0000
Base + 0x48	CCM_DB_GINT1	GINT1 De-bounce Control	0x0000_0000
Base + 0x4C	CCM_DB_GINT2	GINT2 De-bounce Control	0x0000_0000
Base + 0x50	CCM_SCRATCH1	Scratchpad 1	0x0000_0000
Base + 0x54	CCM_SCRATCH2	Scratchpad 2	0x0000_0000
Base + 0x58	CCM_SCRATCH3	Scratchpad 3	0x0000_0000
Base + 0x5C	CCM_SCRATCH4	Scratchpad 4	0x0000_0000
Base + 0x60	CCM_IOCTRL1	I/O Control 1	0x7777_0000
Base + 0x64	CCM_IOCTRL2	I/O Control 2	0xFF7F_FF7F
Base + 0x68	CCM_IOCTRL3	I/O Control 3	0x7777_7777
Base + 0x6C	CCM_IOCTRL4	I/O Control 4	0x7777_7700
Base + 0x70	CCM_IOCTRL5	I/O Control 5	0x7D77_7777
Base + 0x74	CCM_IOCTRL6	I/O Control 6	0x7777_7770
Base + 0x78	CCM_IOCTRL7	I/O Control 7	0x0707_0707
Base + 0x7C	CCM_IOCTRL8	I/O Control 8	0x0F07_0700
Base + 0x84	CCM_IOCTRL10	I/O Control 10	0x0707_0707
Base + 0x88	CCM_IOCTRL11	I/O Control 11	0x0F07_0700

Table 15 CCM Register Definition



CCM_CONTROL – GENERAL CONTROL REGISTER

The CCM_CONTROL register contains control fields relating to Warm Reset, Timer (TMR) control sources, Interface port selections and GINTn Interrupts.

See "Power-on and Reset Control" for more details of the Warm Reset function.

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

				CM_CONTROL													
Addres	ss = 0xF000_0000			Default value = 0x001E_1E00													
				17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION													
31	PLL_MSK	RW	0x0	Selects whether PLL 'out-of-lock' triggers a Warm Reset 0 = PLL 'out-of-lock' triggers a Warm Reset 1 = PLL 'out-of-lock' does not trigger a Warm Reset													
30	OCD_MSK	RW	0x0	Selects whether TOCDRST triggers a Warm Reset 0 = TOCDRST triggers a Warm Reset 1 = TOCDRST does not trigger a Warm Reset													
29	WDT_MSK	RW	0x0	1 = Watchdog Timeout does not trigger a Warm Reset													
28	Reserved		0x0														
27:26	TMR3_EXT_SEL	RW	0x0	0x0 External trigger select for Timer Module (TMR3) 00 = CLKIN 0x0 01 = ALTCLK 10 = TMRCLK 11 = Reserved													
25:24	TMR2_EXT_SEL	RW	0x0	External trigger select for Timer Module (TMR2) 00 = CLKIN 01 = ALTCLK 10 = TMRCLK 11 = Reserved													
23:22	TMR1_EXT_SEL	RW	0x0	External trigger select for Timer Module (TMR1) 00 = CLKIN 01 = ALTCLK 10 = TMRCLK 11 = Reserved													
21	Reserved		0x0														
20:16	GINT2_SEL	RW	0x1E	Selects the GPIO pin used as the GINT2 interrupt to the DSP core. 00h to 1Dh = Register coding follows the bit assignments of the CCM_GPIO_SEL register (see Table 18). 1Eh = Constant '0' 1Fh = Constant '1'													
15:13	Reserved		0x0														
12:8	GINT1_SEL	RW	0x1E	Selects the GPIO pin used as the GINT1 interrupt to the DSP core. 00h to 1Dh = Register coding follows the bit assignments of the CCM_GPIO_SEL register (see Table 18). 1Eh = Constant '0' 1Fh = Constant '1'													
7:6	PORT2_SEL	RW	0x0	Port 2 function select 00 = UART 01 = Reserved 10 = I2C Slave 11 = I2C Master													



PD, Rev 4.1, August 2013

												GEN			_				STE	R												
Ac	ldre	ess =	0xF	000_	00	00																		De	faul	t v	alu	e =	= 0x	001	E_1I	E00
31															16	5 15	14	13	12	11	10	9	8	7	6	5	5	4	3	2	1	0
BI	BITS FIELD S/W RESET FIELD NAME ACCESS VALUE DESCRIPTION																															
4	4			Res	erv	ed						0	‹ 0						,													
;	3		FU	SE_I	NI٦	r_s1	ſS		F	RO		0:	‹ 0	Re	ese	erved	for V	Volf	son	use	only											
:	2			FUSE	E_I	NIT			V	VO		0:	‹ 0			erved bit sh					-	fron	n the	e dei	fault	va	alue	:				
	1		FU	SE_F	GN	۷_S [.]	TS		F	RO		0:	‹ 0	Re	ese	erved	for V	Volf	son	use	only											
(0		FU	SE_P	GN	∕I_EI	NA		F	RW		0:	‹ 0			erved bit sh						fron	n the	e def	fault	va	alue	9				

Table 16 CCM_CONTROL Register

CCM_STATUS – GENERAL STATUS REGISTER

The CCM_STATUS register contains general status bits relating to Warm Reset and PLL 'out-of-lock' conditions. See "Power-on and Reset Control" for more details of the Warm Reset function.

										GE			STATU		S GISTI	ER													
Addres	ss =	0xF	000_	000	4																De	ef	ault	va	lue	= 0)	(800)_0	000
31 30	29	28	27 2	26	25	24 2	3 22	21	20	19	18	17	16 15	14	13 1	2	11	10	9	8	7		6	5	4	3	2	1	0
BITS			FIE					S/W	s	RES VAL								DE	-	FIELD CRIP		N							
31	1 PLL_FLAG R/W1C 0x1 PLL 'out-of-lock' indicator. This bit is set when the PLL 'out-of-lock' conditions are met. The 'out-o lock' detection must be enabled using PLL_LOCKDET_ENA (see Table 22). This bit is set regardless of whether the PLL_MSK bit selects a Warm Reset. The bit is latched once set; Write '1' to clear. 0 = No PLL Out-of-Lock detected 1 = PLL Out-of-Lock detected TOCDRST input indicator. This bit is set when the TOCDRST is asserted. This bit is set															ble													
30			OCD_	FL	AG		R	W10)	0x	0	Thi reg The 0 =	s bit is ardles e bit is TOCI	set v s of v latch		ne rth ces	TO ne C set; bee	OCD Writ	_N e' sse	/ISK b '1' to erted	it se	ele							
29		Ņ	WDT_	FL	AG		R	W10	>	0x	0	Thi tim bit The 0 =	s bit is eout ir selects e bit is WDT	set v dicat a W latch Time	eout ir vhen t ion. Th 'arm R ed one out ha out ha	ne nis ese ce s s n	Wat bit i et. set; not b	tchd s se Writ been	t re :e ' as	egaro '1' to sserte	less clea	6 C							ĸ



											GEI				STA ATUS			STE	R														
Addres	ss =	0xF	000_	000)4																		I	Def	fau	lt v	alue) =	0x	80	00_	00	00
31 30	29	28	27	26	25	24	1 23	22	21	20	19	18	17	16	15	14	13	3 12	11	10	ę	9 8	-	7	6	5	4	,	3	2	1		0
BITS											ET									Ī	FIELI	כ											
	NAME ACCESS VALU									UE.								DE	ES	CRIP	TIC	DN											
28	28 PLL_OVERRIDE_FLAG R/W1C 0x0											Th Th sel loc Th 0 = 1 = Wa Th	is t e C lect k' (e b = C = C ake is t	Overri bit ind LK_S ed, fo condi it is la LK_S LK_S up R bit ind	icate SEL ollov tion. atch EL I EL I eset	es mi vin ed has has tin es	when ultiple g a V once s not s bee dicat when	n the exer Varn e set bee en ov	will I n Re ; Wri n ov rerric	be set ite err	over that '1' to idder en	ridd wa cle	den as c ear.	, ar aus	nd t sed	he (by 1	CLF the	(IN PL	in .L	put out-	of-		
27		V	VKUF	P_FI	LAG	3		R/	W1C	;	0x	0	Th 0 =	e b = W	-Up t it is la ′ake- ′ake-	atch Jp F	ed Res	once set h	as n	ot be	en	trigg	jere										
26:2			Res	erve	ed						0x	0																					
1		Ρ	LL_U	INL	OCł	<		F	30		0x	0	1 = Wake-Up Reset has been triggered PLL 'out-of-lock' indicator This is the output of the configurable 'out-of-lock' detection circuit. The function must be enabled using PLL_LOCKDET_ENA (see Table 22). 0 = PLL second stage is locked 1 = PLL second stage is out-of-lock																				
0		PLI	RA	.W_	LOC	СК		F	20		0x	0	Th out PL 0 =	is is tpu L is = Pl	ock i s the t sho s lock LL is LL is	raw uld r ed. out-	ind not of-	dicat be s lock														th	e

Table 17 CCM_STATUS Register

CCM_GPIO_SEL – PORT SELECT REGISTER

The CCM_GPIO_SEL register contains configuration bits for selecting the function of the GPIO pins. Note that the PORTn_SEL fields in the CCM_CONTROL register also determine the pin functionality in some cases.

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

				CM_GI	_		R										
Addres	Address = 0xF000_000C Default value = 0x0000															0_0	000
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16	15 14	13	12 11	10 9	8	7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE					F	IELD RIPT	ION	l						
31:29	Reserved		0x0														
28	GPIO28_CLKOUT	0 = CL	nction se .KOUT PIO28	lect:													
27:24	Reserved		0x0														



				CM_GPIO_SEL SELECT REGISTER
Addres	ss = 0xF000_000C			Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	FIELD	S/W	RESET	
BITS	NAME	ACCESS	VALUE	DESCRIPTION
				Pin function select:
				0 = UARTTX
23	GPIO23_UARTTX	RW	0x0	1 = GPIO23 (Note that PORT2_SEL must be set to 00.)
				When PORT2_SEL=10, function is SCLK1, regardless of this bit.
				When PORT2_SEL=11, function is SCLK2, regardless of this bit.
				Pin function select: 0 = UARTRX
22	GPIO22_UARTRX	RW	0x0	1 = GPIO22 (Note that PORT2_SEL must be set to 00.)
	0		0.10	When PORT2_SEL=10, function is SDA1, regardless of this bit.
				When PORT2_SEL=11, function is SDA2, regardless of this bit.
21:20	Reserved		0x0	
				Pin function select:
19	GPIO19 SPIMISO	RW	0x0	0 = SPIMISO
10			0,10	1 = GPIO19 (Note that PORT1_SEL must be set to 0.)
				When PORT1_SEL=1, function is AIF3RXDAT, regardless of this bit.
				Pin function select: 0 = SPIMOSI
18	GPIO18_SPIMOSI	RW	0x0	1 = GPIO18 (Note that PORT1_SEL must be set to 0.)
				When PORT1_SEL=1, function is AIF3TXDAT, regardless of this bit.
				Pin function select:
47	001047 00100		0.0	$0 = \overline{SPISS}$
17	GPIO17_SPISS	RW	0x0	1 = GPIO17 (Note that PORT1_SEL must be set to 0.)
				When PORT1_SEL=1, function is AIF3LRCLK, regardless of this bit.
16:15	Reserved		0x0	
				Pin function select:
14		RW	0x0	0 = GPIO14 disabled
14	GPIO14_SEL		0.00	1 = GPIO14 enabled Note that the I/O configuration settings in the CCM_IOCTRL10 register
				(eg. pull-up/down) are valid at all times, regardless of GPI014_SEL.
				Pin function select:
				0 = GPIO13 disabled
13	GPIO13_SEL	RW	0x0	1 = GPIO13 enabled
				Note that the I/O configuration settings in the CCM_IOCTRL10 register
				(eg. pull-up/down) are valid at all times, regardless of GPIO13_SEL. Pin function select:
				Pin function select: 0 = GPIO12 disabled
12	GPIO12_SEL	RW	0x0	1 = GPIO12 enabled
	_			Note that the I/O configuration settings in the CCM_IOCTRL10 register
				(eg. pull-up/down) are valid at all times, regardless of GPIO12_SEL.
				Pin function select:
			0.0	0 = GPI011 disabled
11	GPIO11_SEL	RW	0x0	1 = GPIO11 enabled
				Note that the I/O configuration settings in the CCM_IOCTRL10 register (eg. pull-up/down) are valid at all times, regardless of GPIO11_SEL.
				Pin function select:
				0 = GPIO10 disabled
10	GPIO10_SEL	RW	0x0	1 = GPIO10 enabled
				Note that the I/O configuration settings in the CCM_IOCTRL11 register
				(eg. pull-up/down) are valid at all times, regardless of GPIO10_SEL.



											F				GPIC	_			R														
Addre	ss =	0xF	=000	_00	0C																			0)ef	aul	t va	lue	-	= 0x	000	0_0	000
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	6 15	14		13	12	11	10	ę	9 8	7	,	6	5	4		3	2	1	0
BITS				IELC AMI					S/W CES	s	RES VAI	SET _UE									DE				N		1						
9			GPI	C9_9	SEL			F	۶W		0>	(0	0 = 1 = No	= (= (ote	unctic GPIOS GPIOS that 1 pull-u) dis) en :he	at at	blec bled D co	onfig								_	-					er
8		GPIO8_SEL RW 0x0 1 = GPIO8 disabled Note that the I/O configuration settings in the CCM_IOCTRL7 register (eg. pull-up/down) are valid at all times, regardless of GPIO8_SEL. Pin function select: 0 = GPIO8 disabled Note that the I/O configuration settings in the CCM_IOCTRL7 register (eg. pull-up/down) are valid at all times, regardless of GPIO8_SEL. Pin function select: 0 = GPIO7 disabled													er																		
7			GPI	Э7_ ^с	SEL			F	RW		0>	(0	0 = 1 = No	= (= (ote		dis en	at at	blec bled D co	nfig				•				_	_					er
6			GPI	D6_:	SEL			F	۶W		0>	(0	0 = 1 = No	= (= (ote	unctic GPIO6 GPIO6 that 1 pull-u	6 dis 6 en 1he	at at	blec bled D co	nfig				-				_	_				-	er
5		,	GPI	25_9	SEL			F	٦W		0>	(0	0 = 1 = No	= (= (ote	Unctic GPIOS GPIOS that 1 pull-u	5 dis 5 en the	at at	blec bled D co	onfig				-				_	_				-	er
4			GPI	_				F	۲W		0>		0 = 1 = No	= (= (ote	unctic GPIO4 GPIO4 that t pull-u	l dis l en	at at	blec bled D co	onfig				•				_	-					er
3:0			Re	serv	ed						0>	(0																					

Table 18 CCM_GPIO_SEL Register

CCM_CLK_CTRL1 – CLOCK CONTROL 1 REGISTER

The CCM_CLK_CTRL1 register contains clocking configuration registers. See "Clocking" for more details of the Clocking architecture.

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.



				M_CLK_CTRL1 CONTROL 1 REGISTER
Addres	ss = 0xF000_0010			Default value = 0x0000_0011
				17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
		ACCECC	VALUE	Clock source select for AIF3_MSTR_CLK
				00 = CLKIN
				01 = MCLK_AIF3
31:30	CLK_SEL_AIF3	RW	0x0	10 = ALTCLK 11 = Reserved
				The ALTCLK source is selected using ALTCLK_REF_SEL.
				The MCLK_AIF3 clock is derived from PLLOUT, via a configurable divider (MCLK_DIV) in the AIF3 module.
				Clock source select for AIF2_MSTR_CLK
				00 = CLKIN
				01 = MCLK_AIF2 10 = ALTCLK
29:28	CLK_SEL_AIF2	RW	0x0	11 = Reserved
				The ALTCLK source is selected using ALTCLK_REF_SEL.
				The MCLK_AIF2 clock is derived from PLLOUT, via a configurable divider (MCLK_DIV) in the AIF2 module.
				Clock source select for AIF1_MSTR_CLK
				00 = CLKIN
				01 = MCLK_AIF1
27:26	CLK_SEL_AIF1	RW	0x0	10 = ALTCLK
				11 = Reserved The ALTCLK source is selected using ALTCLK_REF_SEL.
				The MCLK_AIF1 clock is derived from PLLOUT, via a configurable
				divider (MCLK_DIV) in the AIF1 module.
				Clock source select for UART_MSTR_CLK
				00 = CLKIN 01 = PLLOUT
25:24	UART_CLK_SEL	RW	0x0	10 = ALTCLK
				11 = Reserved
				The ALTCLK source is selected using ALTCLK_REF_SEL.
23:22	Reserved		0x0	Only valid when UART_REF_SEL=0.
20.22	I COCIVEU		0.00	Pre-scaler for UART_MSTR_CLK.
				The UART_MSTR_CLK source is selected using UART_CLK_SEL.
				The pre-scale division is controlled by this register.
21:16	UART_CLK_PRESCALE	RW	0x00	00h = Divide by 1
				01h = Divide by 2
				3Fh = Divide by 64
				Only valid when UART_REF_SEL=0.
				Pre-scaler for DSPCLK.
				The clock source is selected using CLK_SEL. The pre-scale division is controlled by this register.
15:8	CLK_MAIN_PRESCALE	RW	0x00	00h = Divide by 1
				01h = Divide by 2
				 FFh = Divide by 256
7	Reserved		0x0	
	10001700		0.00	



												CLC		_		_		RL1 Egis	TEF	ર												
Ad	dres	ss =	0xF	=00	0_00	10																		D	efau	lt va	lue	= 0)x(0000	_00	011
31	30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3		2	1	0
Bľ	TS				FIELI	-					s										DE				1							
6:	4		CLI	K_#	APB_	SC	ALE.		F	S/W ACCESS RESET VALUE FIELD DESCRIPTION RW 0X1 APBCLK Clock Division. Sets the APBCLK frequency with respect to AHBCLK frequency. 000 = Divide by 1 001 = Divide by 2 001 = Divide by 4 011 = Divide by 8 100 = Divide by 16 101 = Divide by 32 11X = Reserved																						
3:	2			R	eserv	'ed						0x	0																			
1:	0		CLI	K_4	AHB_	SC	ALE		F	RW		0×	:1	Se 00 01 10		ie Al ivide ivide ivide	HBC e by e by e by	2 4			;y wi	th ı	respe	ect to	o DS	PCL	₋K fr	equ	er	ıcy.		

Table 19 CCM_CLK_CTRL1 Register

CCM_CLK_CTRL2 – CLOCK CONTROL 2 REGISTER

The CCM_CLK_CTRL2 register contains clocking configuration registers, including some of the PLL controls. See "Clocking" for more details of the Clocking architecture.

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

											CLC				LK_ ROL				R											
Ad	dres	ss =	0xF	000_00	14																		De	fault	t١	value	= 0x	030	DE_	0000
31	30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	6 15	14	13	12	11	10	9	8	7	6		5 4	3	2	1	0
Bľ	TS			FIEL	-			-	/W CES	s		SET LUE								DE) TION	l						
3	1		Reserved 0x0 UART_MSTR_CLK division																											
3	0		CLK	(_UART	_DIV	V27		F	RW		0>	k0	Th an Th 0 :	ne I nd I nis = N	_	Ma CL er ei	ster K_S nable	cloc EL 1	ck so field:	urce S.					ıg	the U	ART_	_RE	:F_:	SEL
2	9			Reserv	'ed						0>	‹ 0																		
2	8		UA	RT_RE	F_SI	EL		F	RW		0>	‹ 0	0 =	= C	T_MS Clock CLKIN	sour	- ce is	sel	lecte	d by	UA	_	-	_		- ler is b	ypas	ssec	d)	
27:	26			Reserv	'ed						0>	‹ 0																		



				M_CLK_CTRL2 CONTROL 2 REGISTER
Addres	ss = 0xF000_0014			Default value = 0x03DE_0000
31 30		22 21 20		17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
25:21	TMRCLK_REF_SEL	RW	0x1E	Selects the GPIO pin used as the TMRCLK source. The TMRCLK signal can be selected as an external trigger for the Timer (TMR) modules. 00h to 1Dh = Register coding follows the bit assignments of the CCM_GPIO_SEL register (see Table 18). 1Eh = Constant '0' 1Fh = Constant '1'
20:16	ALTCLK_REF_SEL	RW	0x1E	Selects the GPIO pin used as the ALTCLK source. The ALTCLK signal can be selected as the reference clock for one or more modules. 00h to 1Dh = Register coding follows the bit assignments of the CCM_GPIO_SEL register (see Table 18). 1Eh = Constant '0' 1Fh = Constant '1'
15	Reserved		0x0	
14:12	PLL2_FRANGE_MSK	RW	0x0	PLL2 Filter Range select Configures the 2nd stage PLL for the required frequency range. The register should select the highest valid range for the PLL2 reference frequency. Note that the reference frequency is the input frequency, after division by the PLL2_INDIV register setting. 000 = Bypass 001 = 5MHz to 10MHz 010 = 10MHz to 16MHz 010 = 10MHz to 26MHz 101 = 26MHz to 26MHz 101 = 42MHz to 68MHz 110 = 68MHz to 108MHz 111 = 108MHz to 200MHz
11	Reserved		0x0	
10:8	PLL1_FRANGE_MSK	RW	0x0	PLL1 Filter Range select Configures the 1st stage PLL for the required frequency range. The register should select the highest valid range for the PLL1 reference frequency. Note that the reference frequency is the input frequency, after division by the PLL1_INDIV register setting. 000 = Bypass 001 = 5MHz to 10MHz 010 = 10MHz to 16MHz 011 = 16MHz to 26MHz 100 = 26MHz to 42MHz 101 = 42MHz to 68MHz 110 = 68MHz to 108MHz 111 = 108MHz to 200MHz
7	PLL2_BYPASS	RW	0x0	PLL2 Bypass 0 = Do not bypass PLL2 1 = Bypass PLL2
6	PLL1_BYPASS	RW	0x0	PLL1 Bypass 0 = Do not bypass PLL1 1 = Bypass PLL1
5	PLL2_RST	RW	0x0	PLL2 Reset 0 = No Reset 1 = Reset PLL2



												CLO				LK_				२											
Ad	dre	ss =	0xF	:00	00_00 [.]	14																		De	fault	t١	value	= 0>	03D	E_	0000
31	30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6		5 4	3	2	1	0
Bľ	TS			FIELD NAME S/W ACCESS RESET VALUE FIELD DESCRIPTION PLL1_RST RW 0x0 0 = No Reset																											
4	ł		NAME ACCESS VALUE DESCRIPTION PLL1 Reset PLL1 Reset PLL1 Reset PLL1 Reset																												
3	3			R	eserv	ed						0>	0																		
2:	0			С	LK_S	EL			F	łW		0>	(0	Nc im 00 00 01 All	ote ple 0 = 1 = 0 = otl	ment CLK PLL ALT	a glit ed. IN OUT CLK etting	ch-fr gs ar	ee s e R	swito	hove	er be	etwe	een (CLK <u></u>	_	SEL se		ıs is		

Table 20 CCM_CLK_CTRL2 Register

CCM_CLK_CTRL3 – CLOCK CONTROL 3 REGISTER

The CCM_CLK_CTRL3 register contains PLL configuration fields. See "Clocking" for more details of the PLL.

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

											CLC			CLK				TER	ર												
Ad	dre	ss =	0xF	000_00	18																		De	efau	lt ۱	valu	e	= 0>	(000	0_0	000
31	30	29	28	27 26	25	24	23	22	21	20	19	18	17	16 1	5 14	Ļ	13	12	11	10	9	8	7	6	Ę	5	4	3	2	1	0
Bľ	TS		FIELD NAME S/W ACCESS RESET VALUE FIELD DESCRIPTION PLL2 frequency ratio Sets the ratio of Fvco/Fref for PLL2																												
31:	24		Ρ	LL2_FR	ATI	0		F	RW		0x(00	Se 00 01	ets the h = 1 h = 2	ratio	-			Fref 1	or P	LL2										
23:	19		F	PLL2_IN	IDIV	,		R	RW		0x(00	00 01 	L2 inp h = Di h = Di h = D	vide vide	by by	/ 1 / 2														



											CL			I_C оN1		_			.3 ISTE	R												
Addre	ss =	0x	(F00	00_00	18																				De	fau	ilt v	alue	= 0	x(0000_0	000
31 30	29	28	3 2	7 26	25	24	23	22	21	20) 19	18	17	7 1	6 [,]	15	14	13	3 12	11	10	1	9 8	3	7	6	5	4	3		2 1	0
BITS		1		FIELI NAM				-	S/W CES	s		SET LUE									DE		FIEL CRIF		ION							
18:16		F	PLL	2_OU	ITDI	V		F	₹Ŵ		0	×O		PLL: 0h = 2h = 3h = 4h = 5h = 6h = 7h =	: Div : Div : Div : Div : Div : Div : Div	/ide /ide /ide /ide /ide /ide /ide	e by e by e by e by e by e by e by e by	1 2 4 16 32 64	<u>)</u>													
15:8		I	PLL	.1_FR	ATIO	C		Ľ	RW		0×	00	9 0 0	PLL Sets 00h 01h FFh	s the = 1 = 2	ra		-	atio ⁼ vco/l	=ref	for F	۶L	L1									
7:3			PL	L1_IN	IDIV	,		Ŀ	RW		0×	:00	0	PLL 00h 01h 	= D = D	ivic ivic	le b le b	y 1 y 2	2													
2:0		F	PLL	1_OU	וסדו	V		F	RW		0.	×0		PLL 0h = 2h = 3h = 4h = 5h = 6h = 7h =	: Div : Div : Div : Div : Div : Div : Div	/ide /ide /ide /ide /ide /ide /ide	e by e by e by e by e by e by e by	1 2 4 16 32 64	3 2													

Table 21 CCM_CLK_CTRL3 Register

CCM_PLL_LOCK_CTRL – PLL LOCK DETECT CONTROL REGISTER

The CCM_PLL_LOCK_CTRL register contains fields that control the PLL 'out-of-lock' detection function. See "Clocking" for more details of the PLL.

The PLL out-of-lock detection function is enabled using PLL_LOCKDET_ENA.

The PLL lock detection is derived by checking the ratio of the PLL2 output frequency with respect to the PLL1 input frequency; a count is maintained of instances when the ratio is outside the limits set by PLL_LOCKDET_MIN and PLL_LOCKDET_MAX.

If the frequency ratio exceeds PLL_LOCKDET_MAX, this is counted as an Overflow condition.

If the frequency ratio is below PLL_LOCKDET_MIN, this is counted as an Underflow condition.

In Absolute Mode (PLL_LOCKDET_MODE=0), the Overflow and Underflow occurrences are counted cumulatively (no distinction is made between Overflow and Underflow conditions); the PLL 'out-of-lock' condition is asserted if the count exceeds PLL_OVERFLOW_LIMIT.

In Plus/Minus Mode (PLL_LOCKDET_MODE=1), the difference in the number of overflows vs underflows is counted. In this mode, an Overflow detection effectively 'cancels out' an earlier Underflow detection, and vice versa. The PLL 'out-of-lock' condition is asserted if either of the count limits is reached.



For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

											Р											STE	ER												
Addre	ess =	0xF	=0	00_	00	1C																					De	efau	ılt	valu	e	= 0>	33	12_()E00
31 30	29	28	2	27	26	25	2	4	23	22	21	20	19	18	17	16	15	14	1	3 1	2	11	10	ę	9	8	7	6		5	4	3	2	1	0
BITS						LD ME						S/W CES	s	RES VAL										DE	FI SCI			DN							
31:28	Ρ	LL_	U	NDI	ERI	FLC)W_	_LI	MIT	T	F	ßM		0×	3	V N 01 11 21 31 D E F	TLL Ur alid ir lumbe h = 10 h = 14 h = 14 h = 13 h = 3 h = 3 h = 2 h = 1 lote th	n Plu er of 5 un 5 un 4 un 3 un und und	us U de de de lei	/Min nde erflo erflo erflo rflow flow	uus erflo ws ws ws ws ws vs vs	mo ws	perr	mi	tted	be	efore	9 'OI	ut-	of-lo	ck'	is ir	ıdic	ateo	
27:24	F	ԴԼԼ_	_C	ΟVE	RF	:LO1	w_	LIN	ИІТ		F	۲W		0х	3	P In In Cu fo 01 11 21 31 D E Fi	the function $P(LL O n)$ The provided and $P(LL O n)$ the provi	verfli /Min r of olute ative lock over over over over over over over over	ov nu: O e r c n c - i rfle rfle rfle rfle rfle	v Lir s mod verf nod umb is in ows ows ows ows ows ows flow	mit ode low e (F oer dica vs vs vs vs	e (P rs p PLL of l ate	LL_I ermi _LO Jnde d.	LC itte OC erf	OCKI ed b KDE lows		T pre ' _MC r O	_MC out- DDE verf	0D -o1 ==(PE=1 F-lock), tl ‹' is iis : erm	his s ind sets hitte	ets ica the d b	the ted.	2
23				Re	ese	erve	d							0x	0												-								
22:16		PL	.L_	_LC	Ck	(DE	T_	MII	N		F	RW		0x ⁻	12	А	LL Mi n Uno nis thr	derfl	ov	v is						utp	out/i	npu	t f	requ	enc	cy ra	itio	is b	elow
15				Re	ese	erve	d							0x	0																				
14:8		PLI	L_	LO	СК	DE.	T_N	MA	х		F	RW		0x0)E	А	LL Ma n Ove nis thr	erflo	w	is d						tρι	ıt/in	put	fre	eque	ncy	rati	o is	s abi	ove
7:2				Re	ese	erve	d							0x(00																				



										Р			_		_		_				ER											
Ad	dres	ss =	0xF	000	_00	1C																		C)efa	ault	: val	ue	= 0>	(33′	12_0	E00
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	7	6	5	4	3	2	1	0
BI	TS			FIELD NAME S/W ACCESS RESET VALUE FIELD DESCRIPTION PLL Lock Detector Mode 0 = Absolute mode 1 = Plus/minus mode 1 = Plus/minus mode In 'absolute mode', the number of overflows and underflows are counted cumulatively. The 'out of lock' condition is assorted if the																												
1		FIELD NAME S/W RESET VALUE FIELD DESCRIPTION PLL Lock Detector Mode 0 = Absolute mode 1 = Plus/minus mode													rs ne																	
0)		PLI	L(ОСК	DET	Γ_EN	NA		R	w		0x	0	0 = 1 = No be	Dis Ena te th	able able at th en a	d nis bi as a :	t m	ust l	be th								•		lt mi iave	ust

Table 22 CCM_PLL_LOCK_CTRL Register



CCM_CLK_ENA – CLOCK ENABLE REGISTER

The CCM_CLK_ENA register contains the enable bits for the clock signals to each peripheral module. The DSPCLK_SLP_DSBL and AHBCLK_SLP_DSBL bit select whether the respective clock is enabled in Sleep mode. See "Clocking" for more details of the Clocking architecture.

				CM_CLK_ENA K ENABLE REGISTER
Addre	ss = 0xF000_0024			Default value = 0x02BA_187F
31 30	29 28 27 26 25 24 23	22 21 20) 19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD	s/w	RESET	
BIIS	NAME	ACCESS	VALUE	FIELD DESCRIPTION
				DSPCLK control in Sleep mode
31	DSPCLK_SLP_DSBL	RW	0x0	0 = DSPCLK enabled in Sleep mode
				1 = DSPCLK disabled in Sleep mode
				AHBCLK control in Sleep mode
30	AHBCLK_SLP_DSBL	RW	0x0	0 = AHBCLK enabled in Sleep mode
29:26	Reserved		0x0	1 = AHBCLK disabled in Sleep mode
29.20	Reserved		0x0	LIART master clock (LIART MSTR. CLK) anabla
25	UART_MSTR_CLK_ENA	RW	0x1	UART master clock (UART_MSTR_CLK) enable 0 = Disabled
20			U.V.I	1 = Enabled
24	Reserved		0x0	
				Enable APBCLK to UART module
23	UART_CLK_ENA	RW	0x1	0 = Disabled
				1 = Enabled
		-		Enable APBCLK to TRAX module
22	TRAX_CLK_ENA	RW	0x0	0 = Disabled
				1 = Enabled Enable APBCLK to TMR modules (TMR1, TMR2 and TMR3)
21	TMR_CLK_ENA	RW	0x1	0 = Disabled
21		1	UX I	1 = Enabled
				Enable APBCLK to WDT module
20	WDT_CLK_ENA	RW	0x1	0 = Disabled
				1 = Enabled
				Enable APBCLK to IRQC module
19	IRQC_CLK_ENA	RW	0x1	0 = Disabled
				1 = Enabled Enable APBCLK to GPIO module
18	GPIO_CLK_ENA	RW	0x0	0 = Disabled
10			UNU	1 = Enabled
				Enable APBCLK to FUSE module
17	FUSE_CLK_ENA	RW	0x1	0 = Disabled
				1 = Enabled
10		-		Enable APBCLK to I2C module
16	I2C_CLK_ENA	RW	0x0	0 = Disabled
				1 = Enabled
15	AIF3_MSTR_CLK_ENA	RW	0x0	AIF3 master clock (AIF3_MSTR_CLK) enable 0 = Disabled
			5,0	1 = Enabled
				AIF3 master clock (AIF3_MSTR_CLK) enable
14	AIF2_MSTR_CLK_ENA	RW	0x0	0 = Disabled
				1 = Enabled
				AIF3 master clock (AIF3_MSTR_CLK) enable
13	AIF1_MSTR_CLK_ENA	RW	0x0	0 = Disabled
12	Reserved		0x1	1 = Enabled
12	Neselveu		UXI	



PD, Rev 4.1, August 2013

				CM_CLK_ENA K ENABLE REGISTER											
Addres	ss = 0xF000_0024			Default value = 0x02BA_187F											
	_	22 21 2	0 19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
BITS	FIELD	S/W	RESET	FIELD											
	NAME	ACCESS	VALUE	DESCRIPTION											
11	SEC_CLK_ENA	RW	0x1	Enable AHBCLK to SEC module 0 = Disabled 1 = Enabled											
10	RNG_CLK_ENA	RW	0x0	Enable AHBCLK to RNG module 0 = Disabled 1 = Enabled											
9	10 RNG_CLK_ENA RW 0x0 0 = Disabled 1 = Enabled 1 = Enabled Enable AHBCLK to AIF3 module														
8	AIF2_CLK_ENA	RW	0x0	Enable AHBCLK to AIF2 module 0 = Disabled 1 = Enabled											
7	AIF1_CLK_ENA	RW	0x0	Enable AHBCLK to AIF1 module 0 = Disabled 1 = Enabled											
6	SHA_CLK_ENA	RW	0x1	Enable AHBCLK to SHA module 0 = Disabled 1 = Enabled											
5:4	Reserved		0x3												
3	ROM_CLK_ENA	RW	0x1	Enable AHBCLK to ROM module 0 = Disabled 1 = Enabled											
2	RAM_CLK_ENA	RW	0x1	Enable AHBCLK to RAM module 0 = Disabled 1 = Enabled											
1	SPI_CLK_ENA	RW	0x1	Enable AHBCLK to SPI module 0 = Disabled 1 = Enabled											
0	DMA_CLK_ENA	RW	0x1	Enable AHBCLK to DMA module 0 = Disabled 1 = Enabled											

Table 23 CCM_CLK_ENA Register



CCM_SOFTRST – SOFTWARE RESET REGISTER

The CCM_SOFTRST register contains the software reset bits for each peripheral module. See "Power-on and Reset Control" for more details of the Software Reset function.

													(СН	IP SC			_			FR BET			ST	ER														
Ade	dres	ss =	0xl	=0	00_	00	28																						[Def	aul	t v	alu	e =	• 0x	00	BĄ	_08	37F
31	30	29	28	2	7	26	25	5 2	4	23	22	2	21 2	0	19 1	18	17	16	6 1	15	14	1:	3 1	12	11	10	9	8	3	7	6	Ę	5	4	3		2	1	0
ΒΙ٦	s				FI							S/			RESE													IEL											
					NA						AC	C	ESS	'	/ALU											DE	s	RIF	PTI	ON									
31:2	24			F	Res	er∖	/ed								0x00)																							
23	1 = Not TRAX S														Res	et		e F	Res	et	cont	rol																	
22	2		TRA	X_	_SC). DF	TRS	ST_	N			R۷	V		0x0		0 =	= F		et		e F	Res	et o	cont	rol													
21			ТМ	R_	sc)F1	ſRS	т_	N			R۷	v		0x1		0 =	= F	Res	et		ΤN	/R3	3 S	oftw	are	Re	set	cor	ntro	bl								
20	0 WDT_SOFTRST_N RW 0x1 1 = Not reset WDT_SOFTRST_N RW 0x1 0 = Reset 1 = Not reset Image: Not reset Image: Not reset																																						
19	20 WDT_SOFTRST_N RW 0x1 0 = Reset 1 = Not reset 19 IRQC_SOFTRST_N RW 0x1 0 = Reset 0 = Reset																																						
18	}		GPI	0_	sc	DF.	TRS	ST_	N			R۷	V		0x0		0 =	= F	D So Reso Not	et		e F	Rese	et c	onti	rol													
17	,		FUS	E_	_so	DF [.]	TRS	ST_	N			R۷	v		0x1		0 =	= F	E S Rese Not	et		e F	Res	et o	cont	rol													
16	6		120	2_9	50	FT	RSI	۲_۲	1			R۷	V		0x0		0 =	= F	Soft Reso Not	et		Res	set	cor	ntrol														
15:	12			F	Res	er	/ed								0x0																								
11			SE	c_	SC	ΡT	RS	T_I	N			R۷	V		0x1		0 =	= F	So Rese Not	et		Re	eset	t cc	ontro	bl													
10)		RN	G_	sc	۶F٦	ſRS	т_	N			R۷	V		0x0		0 =	= F	i So Resi Not	et		R	ese	et co	ontro	ol													
9			AIF	3_	sc)FT	ſRS	т_	N			R۷	V		0x0		0 =	= F	So Reso Not	et		Re	ese	t co	ontro	ol													
8			AIF	2_	SC)FT	ſRS	т_і	N			R۷	V		0x0		0 =	= F	So Rese Not	et		Re	ese	t co	ontro	ol													
7			AIF	1_	sc)FT	ſRS	т_і	N			R۷	V		0x0		0 =	= F	So Rese Not	et		Re	ese	t co	ontro	ol													
6			SH	۹_	SC	FT	RS	т_і	N			R۷	V		0x1		0 =	= F	So Rese Not	et		Re	eset	t cc	ontro	bl													
5:4	1			F	Res	er\	/ed								0x3																								



PD, Rev 4.1, August 2013

											с	HIP			_				SIST	ΓER											
Ad	CCM_SOFT CCM_SOFT CHIP SOFTWARE RESE Address = 0xF000_0028 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 1 BITS FIELD KAME S/W RESET 3 ROM_SOFTRST_N RW 0x1 0 = Reset 1 = Not reset																					Def	fault	va	alue	= 0>	00B	A_(087F		
31															15	14	13	12	11	10	9	8	7	6	5	5 4	3	2	1	0	
BI	BITS FIELD S/W RESET																				DE	FIE	ELD RIPT								
:	NAME ACCESS VALUE 3 ROM_SOFTRST_N RW 0x1 0 = Res															eset		Re	set o	contr	ol										
2	2		RAN	/I_SOF	TR	ST_	N		F	RW		0>	(1	0 :	= R	Softw eset ot res		Res	set c	contr	ol										
	1		SP	I_SOF	TRS	ST_N	N		F	RW		0>	(1	0 :	= R	Softwa eset ot res		Rese	et co	ontro											
(0		DM	A_SOF	TR	ST_	<u>_</u> N		F	RW		0>	(1	0 :	= R	Softw eset ot res		Res	set c	contr	ol										

Table 24 CCM_SOFTRST Register

CCM_WKUP_CTRL – CHIP WAKEUP CONTROL REGISTER

The CCM_WKUP_CTRL register provides control of the Sleep and Wake-Up mode transitions. See "AIF Interface Modules" for details of the AIF Bypass modes.

The STATIC_VECT_SEL register bit selects the boot vector address for code execution following a Warm Reset (see "Power-on and Reset Control").

										СН			_		CUP	_			TER	2												
Addres	Tess = 0xF000_0030 Default value = 0x0001_ 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 SIP_ENA SIP_ENA SIP_ENA WO Ox0 SIP Mode select WO Ox00															_0	000															
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	11	10	ç	9 8		7	6	5	5	4	3	2	1	0
BITS	NAME ACCESS VALUE DESCRIPTION SLP_ENA WO 0x0 Sleep Mode select																															
31	SLP_ENA WO 0x0 Write '1' to select Sleep mode. Reserved 0x00_ 0000 0x00_																															
30:8	SLP_ENA WO 0x0 Write '1' to select Sleep mode. Reserved 0x00_ 0000 AlF Bypass Mode Forced Exit																															
7	SLP_ENA WO 0x0 Write '1' to select Sleep mode. Reserved 0x00_ 0000 0x00_														AIF																	
6	А	IF_E	SYP_/	AUT	0_	EXIT	-	F	RW		0x	:0	Se 0 :	elec = A	IF By	nethe pase	er ti s no	he A ot de	IF B	ypas ecteo	d o	mode on Wa /ake-	ake	-Up		lect	ed	on	Wal	ke-U	p	
5:4		A	IF_B`	YP_	SEI	-		F	w		0x	0	Se en 00 01 10	elec nteri) = =) =	ypas ts wł ng S No b <u>y</u> 3ypa 3ypa	nethe leep /pas ss N ss N	er c mo s lod lod	one o ode. le A le B1	of the	e AIF	В	ypas	s M	lod	es	is s	ele	ecte	d wł	hen		



										Cł			_		KUF ONT	_			ΓER												
Ad	CHIP WAKEUP CON Address = 0xF000_0030 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 1 BITS FIELD NAME S/W ACCESS RESET VALUE																						De	efau	lt va	alue	=	0x	000 [,]	1_0	000
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 1															14	13	12	11	10	9	8	7	6	5	4	Э	3	2	1	0
Bľ	TS	S FIELD S/W RESET																			FI	ELD									
		NAME ACCESS VALUE																			SCI	ript	TION								
3	BITS FIELD S/W RESET FIELD																	-			mo	de									
2	2		WK	UP_RS	ST_E	NA		F	RW		0×	:0	0 =	= \	cts wl Vake- Vake-	Up o	does	not	trigg	ger a	Wa	ırm I		• /	igge	ers a	ı Wa	arr	n Re	eset	
C)	ç	STA	TIC_VE	CT_	SEL		F	RW		0×	:0	Or 0 =	nly = E	cts th valid 3oot to 3oot to	whe o the	n W prin	KUF nary	P_R8 stat	ST_E tic ve	ENA ecto	=1. r	ving	a W	ake	-Up	trai	nsi	tion.		

Table 25 CCM_WKUP_CTRL Register

CCM_DB_STBY – STANDBY DE-BOUNCE CONTROL REGISTER

The CCM_DB_STBY register configures the de-bounce circuit for the STANDBY input pin. The debounced STANDBY is an input to the IRQC module, and also one of the DSP core interrupt inputs. See "Interrupts" for details of the DSP core interrupts.

		STAN	CO DBY DE-E	CM_DI BOUNCE	_		REG	GIST	ER									
Addres	ss = 0xF000_0044								De	əfaul	t va	lue	= 0)	<000	0_0	000		
31 30	29 28 27 26 25 24 23	22 21 20) 19 18	15 14	13	12	11 ·	10 9	8	7	6	5	4	3	2	1	0	
BITS	FIELD NAME	S/W ACCESS	RESET VALUE					F DESC	FIELD	-	1							
31	STBY_DB_BYP	RW	0x0	0 = De	DBY de -bounce -bounce	e ena	bled											
30:24	Reserved		0x0															
23:0	STBY_DB_CNT	RW	0x00_ 0000		DBY de bouncir							ber o	f AP	BCI	K cl	ock	cycl	es

Table 26 CCM_DB_STBY Register



CCM_DB_GINT1 – GINT1 DE-BOUNCE CONTROL REGISTER

The CCM_DB_GINT1 register configures the de-bounce circuit for the GINT1 interrupt signal. The GPIO pin used as the GINT1 source is selected by the GINT1_SEL register. The de-bounced GINT1 is one of the DSP core interrupt inputs. See "Interrupts" for details of the DSP core interrupts.

										G	INT	1 DE			_	_			REG	ISTI	ER										
Ad	dres	ss =	0xF	000	_004	48																		De	faul	lt ۱	value	= 02	k00	00_0	000
31																15	14	13	12	11	10	9	8	7	6	5	5 4	3	2	1	0
BI	TS FIELD S/W RESET NAME ACCESS VALUE																			DE		eld Ript	ION								
3.	NAME ACCESS VALUE 31 GINT1_DB_BYP RW 0x0 0 = De-t														e-boi	unce	ena	able	d	ypas	s)										
30:	1 = De-bou																														
23	:0		GI	NT1_	_DB	_CN	IT		F	RW		0x0 000	_	de	-boi	uncir	ng th	e G	INT	1 inp		he (GPIC) pir			CLK cl as the				

Table 27 CCM_DB_GINT1 Register

CCM_DB_GINT2 – GINT2 DE-BOUNCE CONTROL REGISTER

The CCM_DB_GINT2 register configures the de-bounce circuit for the GINT2 interrupt signal. The GPIO pin used as the GINT2 source is selected by the GINT2_SEL register. The de-bounced GINT2 is one of the DSP core interrupt inputs. See "Interrupts" for details of the DSP core interrupts

		GIN	C(T2 DE-BO		_		EGI	STE	R									
Addre	ss = 0xF000_004C										D	efau	lt ۱	value	= 0	x000	0_0	000
31 30	29 28 27 26 25 24 23	22 21 20	15 14	13	12	11	10	9	8 7	6	Ę	5 4	3	2	1	0		
BITS	FIELD NAME	S/W ACCESS	RESET VALUE					DE	FIEL SCRI		N							
31	GINT2_DB_BYP	RW	0x0	GINT2 0 = De- 1 = De-	bounc	e ena	blec	1	/pas	s)								
30:24	Reserved		0x0															
23:0	GINT2_DB_CNT	RW	0x00_ 0000	GINT2 de-bou is selec	ncing t	ne Gl	NT2	2 inp	ut. T	he G	PIO pi					,		

Table 28 CCM_DB_GINT2 Register



CCM_SCRATCH1 – SCRATCHPAD 1 REGISTER

The CCM_SCRATCH1 registers is a general-purpose scratchpad register. Note that the default value (the value of this register at reset) may vary, depending on the applicable boot process.

												s		С М _ тсн					ER												
Ac	ldre	ss =	0xF	000	_00	50																		De	faul	t va	lue	= 0x	<000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS									S/W CES		RES VAL									DE		ELD RIPT	ION							
3′	:0			SCF	RATO	CH1			F	RW	0	0x0F 000	_	Sc	ratc	hpao	d 1														

Table 29 CCM_SCRATCH1 Register

CCM_SCRATCH2 – SCRATCHPAD 2 REGISTER

The CCM_SCRATCH2 registers is a general-purpose scratchpad register. Note that the default value (the value of this register at reset) may vary, depending on the applicable boot process.

												S		_		RA															
Ac	ddre	ss =	0xF	000	_00	54																		De	faul	t va	lue	= 0>	000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	ITS			-	IELI	-			-	S/W CES		RES VAL									DE		ELD RIPT								
3	1:0		:	SCF	RATO	CH2			F	RW	(00x0 000	_	Sc	cratc	hpa	d 2														

Table 30 CCM_SCRATCH2 Register

CCM_SCRATCH3 – SCRATCHPAD 3 REGISTER

The CCM_SCRATCH3 registers is a general-purpose scratchpad register. Note that the default value (the value of this register at reset) may vary, depending on the applicable boot process.

												so	CC CRA			RA D 3 I		ER								
Ac	Address = 0xF000_0058 Default value = 0x0000_(0_00)00									
31																1	0									
BI	TS				IELC Ame	-			_	S/W CES		RES VAL							DE	 ELD RIPT	ION					
31	:0		:	SCR	ATC	СНЗ			F	RW	(00x0 000		Sc	ratc	hpao	d 3									

Table 31 CCM_SCRATCH3 Register


CCM_SCRATCH4 – SCRATCHPAD 4 REGISTER

The CCM_SCRATCH4 registers is a general-purpose scratchpad register. Note that the default value (the value of this register at reset) may vary, depending on the applicable boot process.

												S		С М _ тсн	_																
Ac	ldre	ss =	0xF	F000	_00	5C																		De	faul	t val	lue	= 0>	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS				IELI				-	S/W CES		RES VAL									DE	FIE SCF	ELD RIPT	ION							
31	:0			SCF	RATO	CH4			F	٦W	(0x00 000		Sc	cratc	hpao	d 4														

Table 32 CCM_SCRATCH4 Register

CCM_IOCTRL1 – I/O CONTROL 1 REGISTER

												1/9							ER												
Add	31 Reserved 30 RESET_DS 29 RESET_PU 28 RESET_IE 27 Reserved 26 STANDBY_DS 25 STANDBY_PU																							De	fa	ult v	alue	= 0	x7	777_0	0000
31 3	30	29	28	27	26	25	24	23	22	21	20) 19	18	17	7 1	6 15	14	13	3 12	11	10	9	8	7	6	5 5	4	3		2 1	0
BIT	S		•	-		-			-	S/W CES	s	RES VAL			•			•			DE		eld Rip1					•		•	•
31				Re	eserv	ed																									
30				RE	SET_	_DS			F	RW		0x	:1	0 1) = F 1 = F	ET dr Reduc ⁻ ull str	ed s eng	trer th	ngth	only	; this	s bit	has	no e	effe	ect					
29				RE	SET_	_PU			F	RW		0x	:1	0) = C	ET pu Disabl Enable	ed .) CO	ontrol												
28				RE	SET	_IE			F	RW		0x	:1	0 1) = [1 = E	ET in Disabl Enable - RE	ed ed			rs er	able	ed fo	or inp	out; t	his	s bit l	nas n	o eff	fe	ct	
27				Re	eserv	ed						0x	0																		
26			S	TAT	NDB	Y_D	S		F	RW		0x	:1	0 1) = F 1 = F	NDBN Reduc Full str	ed s reng	trer th	ngth	-	only;	this	s bit	has	no	effe	ct				
25			S	TAT	NDB,	Y_PI	U		F	RW		0x	:1	0) = C	NDBN Disabl Enable	ed	ll-u	p con	trol											
24			S	STA	NDB	Y_IE	Ξ		F	RW		0x	:1	0 1) = [1 = E	NDBN Disabl Enable - ST/	ed ed				s en	able	ed fo	r inp	ut;	this	bit ha	as no	5 6	effect	
23			(CLK	OUT	_OE			F	RM		0x	:0	0) = C	OUT/0 Disabl Enable	ed (t			ut e	nabl	е									



	CCM_I0 I/O CONTRO Address = 0xF000_0060																			२																		
Add	ires	s =	0xF	=00	0_0	06	0																						De	əfa	ult	va	lue	= (0x'	7777	7_0	000
31	30	29	28	2	7 26	3	25	24	23	22	2	1	20	19	18	1	7 1	6	15	14	1	3 1	12	11	10	ģ	9 8	3	7		6	5	4	3	;	2	1	0
BIT	S				FIEI NAM					AC	S/V CE	-			Set Lue										DE		FIEL CRIF		ION	1								
22		CLKOUT_DS RW 0x1 0 = Reduced strength CLKOUT_PD RW 0x1 0 = Reduced strength CLKOUT_PD RW 0x1 0 = Disabled 1 = Full strength 1 = Full strength 0 = Disabled																																				
21		1 = Full strength CLKOUT/GPIO28 pull-down control																																				
20				CL	KOL	JT_	_IE				RW	1		0>	c 1			Dis	able	ed	02	8 in	put	en	able	:												
19				R	lesei	νe	d							0>	‹ 0																							
18				I	RQ_	DS	3				RW	1		0>	(1		IRQ 0 = 1 =	Red	duce	ed s	tre		-	th														
17				I	RQ_	PL	J				RW	/		0>	(1		IRQ 0 = 1 =	Dis	able	ed	ntr	ol																
16					IRQ_	_IE					RW	I		0>	c 1	1	IRQ 0 = 1 = Note	Dis Ena	able able	ed d			on	ly; t	nis t	oit	has	no	eff	ec	t							
15:	0			R	lesei	ve	d							0x0	000																							

Table 33 CCM_IOCTRL1 Register

CCM_IOCTRL2 – I/O CONTROL 2 REGISTER

	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 BITS FIELD NAME S/W ACCESS RESET VALUE 31 AIF1BCLK_OE RW 0x1 1 = E Valid																	ER													
Ad	I/O CONTR Address = 0xF00_0064 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 BITS FIELD NAME S/W RESET AIF 31 AIF1BCLK_OE RW 0x1 1 1 0 1																						De	fault	t va	alu	e =	• 0x	FF7	F_FI	F7F
31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 BITS FIELD S/W RESET NAME S/W RESET															14	13	12	11	10	9	8	7	6	5	5	4	3	2	1	0
Bľ	BITS FIELD S/W RESET																			DE		ELD RIP) TION	l							
3	1		AI	F1BCL	к_о	E		F	RW		0:	k1	0 = 1 = Va	= D = E alid	BCLK Disable Enable for By that ir	ed (t d ypas	ri-sta is M	ate) ode	e B2 (ура	iss l	Mod	e B2	2.
3	0		AI	IF1BCL	K_D	S		F	RW		0:	k1	0 =	= R	BCLK Reduce	ed s	trenç		e stre	ength	I										
2	9		A	IF1BCL	K_P	D		F	RW		0:	k1	0 =	= D	BCLK Disable Enable	ed	-dov	vn c	contro	ol											



											1				_ IOC 0L 2				R														
Addre	ss =	0xF	000	_00	64																			De	fau	lt v	/alu	ie :	= 0>	٢F	-7F	FF	7F
31 30	29	28	27	26	25	24	23	22	21	20	10	18	17	1	6 15	1/	1 1	13	12	11	10	9	8	7	6		5	4	3		2	1	0
BITS	25	20				27	20		2 ' 5/W			SET	<u> </u>		0 10	, 1-		10	12	•••	10	-			0		5	-	J	1	2	'	0
ыз					-				CES			LUE									DE	SCF			N								
													AI	١F	1BCLI	K in	put	ena	able	e													
															Disab																		
28		Α	NF1E	BCL	K_II	E		F	RM		0	x1	1 .		Enabl									4.01				,					
															t be e le, thi																		ſ
													1		1LRC														<u>.</u>			.,	
													0	=	Disab	led	(tri-	sta	te)														
27		Al	F1LF	RCL	K_C	DE		F	RM		0	x1			Enabl													_					
															d for E e that						-							Зура	ass	M	ode	B2	•
													1		1LRC									103 1	10 0	ne	οι.						
26		AI	F1LF	RCL	K_C	DS		F	RW		0	x1			Redu		•			0.01	long												
					_								1	=	Full st	tren	gth	,															
															1LRC		oull	-do	wn	cont	trol												
25		AI	F1LF	RCL	.K_F	PD		F	RM		0	x1			Disab Enabl																		
															1LRC		nnı	it o	nah														
															Disab		npt		nac														
24		A	IF1L	RCL	_K_I	IE		F	RW		0	x1			Enabl																		
															t be e																		r
23			Po	serv	od						0	x0	m	100	le, thi	s en	ab	les	the	LRU	JLK	as a	n in	put		ne	17	DA	i ge	ene	erato	or.)	
23				501 V	eu						0	XU	AI	IF	1RXD	AT	driv	/e s	trei	nath													_
					т г	20		-			•				Redu					.9													
22		All	F1R	XDA	<u></u> _	72		F	RM		0	x1			Full st		•																
													1		e - Alf					-		/; thi	s bi	t ha	s no	o ef	ffec	t					
21		A 11	F1R		т	חכ			RW		0	x1			1RXD. Disab		pul	l-do	wn	con	trol												
21		All		ΛDA	<u>_</u>	-0		Г			0	~ 1			Enabl																		
															1RXD		inp	ut e	nal	ole													
20		Al	F1R	XDA	Δ Τ_	IE		F	RW		0	x1	0	=	Disab	led																	
															Enabl																		
19			51 71	<u>۸</u> חצ	тс			г	RW		0	x1			1TXD/ Disab					able													
19		All	F1T)	ΛUΑ	·'_C			r			U	~ 1			Enabl		(01-	old	(C)														
															1TXD		out	put	driv	/e st	renç	th											
18		Al	F1T)	XDA	ν Τ _Ε	DS		F	RM		0	x1	0	=	Redu	ced	str	eng			-												
													-		Full st		<u> </u>																
17		A 11	61 7	۲DA	тг	חכ		г	RW		0	x1			1TXD <i>i</i> Disab		oull	-do	wn	con	trol												
17		All	F1T)	ΛUΑ	·'_F	U		Г			U	~ 1	-		Enabl																		
	1												-		1TXD		npı	ut e	nat	ole													
16		Д	IF1T	ע.	Δ Τ Ι	IF		F	RW		٥	x1	0	=	Disab	led	-																
10			1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	·'_'			Г			0	rs 1			Enabl			۸ .	:	4	.4 -	h.c. (*						-					
	-												1							-	ut on	ıy; th	nis t	oit ha	as r	10 6	ette	Ct					
															2BCLI Disab		•			ле													
15		А	IF2E	BCLF	<_0	E		F	RW		0	x1			Enabl		····	2.0	,														
					-										d for E						-							Зура	ass	Μ	ode	В1	
													N	ote	e that	in A	١F	Ma	ste	r mo	de, t	this t	oit h	as r	no e	ffe	ct.						



				CM_IOCTRL2 DNTROL 2 REGISTER
Addres	ss = 0xF000 0064			Default value = 0xFF7F FF7F
31 30		22 21 20	10 10	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
		ACCECC	TALUL	AIF2BCLK output drive strength
14	AIF2BCLK_DS	RW	0x1	0 = Reduced strength
				1 = Full strength
				AIF2BCLK pull-down control
13	AIF2BCLK_PD	RW	0x1	0 = Disabled
				1 = Enabled AIF2BCLK input enable
				0 = Disabled
12	AIF2BCLK_IE	RW	0x1	1 = Enabled
				Must be enabled in AIF2 Master or AIF2 Slave modes. (In AIF Master
				mode, this enables the BCLK as an input to the LRCLK generator.)
				AIF2LRCLK output enable 0 = Disabled (tri-state)
11	AIF2LRCLK_OE	RW	0x1	1 = Enabled
			UX1	Valid for Bypass Mode B1 only. Must be enabled in Bypass Mode B1.
				Note that in AIF Master mode, this bit has no effect.
				AIF2LRCLK output drive strength
10	AIF2LRCLK_DS	RW	0x1	0 = Reduced strength
				1 = Full strength
9	AIF2LRCLK PD	RW	0x1	AIF2LRCLK pull-down control 0 = Disabled
5		1.2.0	0.1	1 = Enabled
				AIF2LRCLK input enable
				0 = Disabled
8	AIF2LRCLK_IE	RW	0x1	1 = Enabled
				Must be enabled in AIF2 Master or AIF2 Slave modes. (In AIF Master mode, this enables the LRCLK as an input to the TXDAT generator.)
7	Reserved		0x0	
				AIF2RXDAT drive strength
6	AIF2RXDAT_DS	RW	0x1	0 = Reduced strength
0		1.2.0	0.1	1 = Full strength
				Note - AIF2RXDAT is input only; this bit has no effect
5	AIF2RXDAT_PD	RW	0x1	AIF2RXDAT pull-down control 0 = Disabled
		1.1.1		1 = Enabled
				AIF2RXDAT input enable
4	AIF2RXDAT_IE	RW	0x1	0 = Disabled
				1 = Enabled
_				AIF2TXDAT output enable
3	AIF2TXDAT_OE	RW	0x1	0 = Disabled (tri-state) 1 = Enabled
				AIF2TXDAT output drive strength
2	AIF2TXDAT_DS	RW	0x1	0 = Reduced strength
	-			1 = Full strength
				AIF2TXDAT pull-down control
1	AIF2TXDAT_PD	RW	0x1	0 = Disabled
				1 = Enabled



												1/0		CN ONT	_			_2 ISTE	ER												
Add	dres	ss =	0xF	000	_00	64																		De	fault	t val	ue	= 02	cFF7	F_F	F7F
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIT	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 ITS FIELD S/W RESET ACCESS VALUE																				DE	FIE SCF	eld Ript		1						
0			AI	F2T	XDA	ΑT_I	E		F	RW		0x	:1	0 = 1 =	= Di: = En	sable able	ed ed	put e DAT			ut on	ly; tł	nis b	oit ha	as no	o eff	ect				

Table 34 CCM_IOCTRL2 Register

CCM_IOCTRL3 - I/O CONTROL 3 REGISTER

								I	C /0 C		_	0C1 L 3 F			ER														
Addres	ss = 0xl	F000_00	68																	C)ef	aul	t va	lue	= (0x7	7777	_77	777
31 30	29 28	27 26	25	24 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	ç	9 8	7		6	5	4	3	;	2	1	0
BITS		FIELI	-			s/w			SET										FIELD										
		NAM	E		AC	CES	S		LUE								DE	ESC	CRIP	τιο	Ν								
31		Reserv	ed		_			0	x0																				
30	А	IF3BCL	<_D:	S	I	RW		0	x1	0 =	= Re	BCLK educ ull str	ed s	tren		e stro	engt	h											
29	А	IF3BCL	K_PI	D	1	RW		0	x1	0 =	= Di	BCLK sable nable	ed	-dov	wn c	ontr	ol												
28	ŀ	AIF3BCL	K_IE	Ξ	ł	RW		0	x1	0 = 1 = Mu	= Di = Er <mark>Ist</mark> I		ed ed nable	ed ir	n Alf	-3 N			or AIF an ing										r
27		Reserv	ed					0	x0																				
26	AI	F3LRCL	K_D)S	1	RW		0	x1	0 =	= Re	RCL. educ ull str	ed s	tren		ve st	treng	gth											
25	AI	F3LRCL	K_P	νU	1	RW		0	x1	0 =	= Di	RCL sable	ed	ull-u	р со	ntro	I												
24	A	IF3LRCI	_K_I	E	I	RW		C	vx1	0 = 1 = Mu	= Di = Er <mark>ıst</mark> I		ed ed nable	ed ir	וא ה	=3 N			or AIF s an ir										r
23		Reserv	ed					0	x0																				
22	AI	F3RXDA	NT_C	os	ł	RW		0	x1	0 = 1 =	= Re = Fi	RXDA educ ull str - AIF	ed s reng	tren th	gth	•		y; t	this b	it ha	as	no	effe	ct					



												(1/0 C							ER	2															
Addre	ss =	0xF	-00	0 00	68															•					D	efa	ult	t va	alue	-	= 0x	777	7	777	7
				Ē		24	22	00	04	20	4	0 40	47	L		-	4.4	40	4	2 4	4	10	9	0											
31 30	29	28		26		24	23			20		9 18	17	ľ	16 1	5	14	13	1	2	1	10		8	7		6	5	4		3	2	1	(0
BITS				FIELI NAM					S/W CES			ESET ALUE) TIOI	NI									
			r	NAIVI				AC	CE3	õ	V.	ALUE			3RXI	- ^ -	T ni				ont		301	RIP	noi	N									
21		AII	F3F	XDA	AT F	PD		F	RW			0x1			Disal		•	un-u	100	VIIC	om	101													
		,										•			Enab																				
													A	F	3RXI	DA	T in	put	en	nable	е														
20		AI	F3F	RXD/	AT_	IE		F	RM			0x1	0	=	Disal	ble	d																		
													1	=	Enab	olec	1																		
19			Re	eserv	/ed							0x0																							
															3TXE						sti	reng	jth												
18		AI	F3T	'XDA	\T_[DS		F	RM			0x1			Redu				ngtl	h															
													-		Full s																				
17		A I	EST	XDA	т с	חכ			RW			0x1			3TXE Disal			JII-C	NOR	/n co	ont	roi													
17		AI	131	ΛDP	<u>''_</u> '	-0		Г				UXI	-		Enab		-																		
													-	_	3TXC			put	en	able	3														
10					• -							~ 4			Disal			put	•		-														
16		A	IF3	TXD	41_	IE		F	RM			0x1	1	=	Enab	olec	ł																		
													N	ot	e - Al	IF3	TΧ	DA [.]	T is	s ou	tpu	t on	ly; t	his	bit h	as	no	ef	fect						
15			Re	eserv	/ed							0x0																							
															LK2 o						ngtl	h													
14			SC	LK2	_DS			F	RM			0x1			Redu				ngtl	h															
													-		Full s																				
13			<u>e</u> c	1 1/2	חח				5147			0x1			LK2 p Disal			wn	COI	ntro	I														
15			30	LK2_	_PD				RM			UXI			Enab																				
													-		LK2 ir			nał	ble																
			~ ~												Disal																				
12			SC	LK2	_IE			F	RM			0x1	1	=	Enab	olec	ł																		
													N	ot	e - S(CLI	K2	is o	outp	out c	only	/; th	is bi	t ha	as no	o ef	fec	t							
11			Re	eserv	/ed						-	0x0																							
			~ ~		D 2			_				•			A2 ou	•					gth														
10			SE	0A2_	DS			F	RM			0x1			Redu				ngtl	n															
	+												-		Full s A2 pu				000	trol															_
9			SL	A2_	PD			F	RW			0x1			A2 pu Disal			ni C	JIII	uUI															
			55	···				'							Enab																				
													-		A2 in			abl	е																
8			S	DA2_	IE			F	RM			0x1	0	=	Disal	ble	d																		
			_		_		_		_				1	=	Enab	olec	ł	_	_	_		_	_	_		_	_		_	_	_	_	_	_	
7			Re	eserv	/ed							0x0	-																						
															LK1 d				-																
6			SC	LK1_	_DS			F	RW			0x1			Redu Full s				igti	1															
															e - S		-		าри	it on	ılv:	this	bit	has	no	effe	ect								
	\square												-		LK1 p				-		-														\neg
5			sc	LK1_	_PD	1		F	RW			0x1			Disal																				
													1	=	Enab	olec	ł																		
															LK1 ir			nat	ble																
4			SC	LK1	_IE			F	RM			0x1			Disal																				
	1												1	=	Enab	olec	t																		



PD, Rev 4.1, August 2013

												1/9				_ IOC 0L 3				R													
Ad	ITS FIELD S/W RESET NAME ACCESS VALUE																							De	əfau	ılt v	val	ue	= 03	x 77	77_7	777	
31	30	S FIELD S/W RESET															14	1	13	12	11	10	9	8	7	6	Ę	5	4	3	2	1	0
Bľ	тѕ																							ELD									
		NAME ACCESS VALUE																				DE	SCI	RIP	ΓΙΟΝ	1							
3	3																																
2	2			SDA	.1_I	DS			F	RW		0x	:1			1 out Redu	•				ngth												
														1:	= F	Full s	reng	gth	1														
														S	DA	1 pul	l-do\	мn	cor	ntro													
1	1			SDA	1_	PD			F	RW		0x	:1	0 :	= [Disab	led																
														1:	= E	Enabl	ed																
														S	DA	1 inp	ut er	nat	ble														
0)			SDA	<u>۱_</u>	ΙE			F	RW		0x	:1	0 :	= [Disab	led																
														1:	= E	Enabl	ed																

Table 35 CCM_IOCTRL3 Register

CCM_IOCTRL4 – I/O CONTROL 4 REGISTER

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

I/O CON Address = 0xF000_006C 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 BITS FIELD S/W RESET VALUE 31 Reserved 0x0 1 30 SPISCLK_DS RW 0x1 0 1 Image: Spiscl K_DS Smithed to the second secon																			र																
Add	I/O CC Address = 0xF000_006C 31 30 29 28 27 26 25 24 23 22 21 20 19 18 BITS FIELD NAME S/W ACCESS RESET VALUE 31 RESET VALUE 30 SPISCLK_DS RW 0x0																									De	fau	ult v	alı	ue	= 0x	(7)	777_	7700	
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 1 ITS FIELD NAME S/W RESET VALUE VALUE 31 Reserved 0x0 30 SPISCLK_DS RW 0x1 0 Reduct 29 SPISCLK_PD RW 0x1 0 SPISCLI 29 SPISCLK_PD RW 0x1 0 D 29 SPISCLK_PD RW 0x1 0 D D 29 SPISCLK_PD RW 0x1 0 D <															6 15	14		13 1	2	11	10	1	9 8	3	7	6	5	;	4	3	2	2 1	0	
BIT	S											S											DE		FIEL CRIF		ION								
31	0 SPISCLK_DS RW 0x1 0 = Re																																		
30	1 = Full strength SPISCLK pull-down control																																		
29	29 SPISCLK_PD RW 0x1 1 = Full strength 29 SPISCLK_PD RW 0x1 0 = Disabled 1 = Enabled SPISCLK input enable																																		
28	29 SPISCLK_PD RW 0x1 SPISCLK pull-down control 29 SPISCLK_PD RW 0x1 0 = Disabled 1 = Enabled SPISCLK input enable																																		
27				F	Reser	ved							0x	:0																					
26			S	SP	IMOS	SI_D	s			F	RW		0x	:1	0 =	= F	/IOSI/ Reduc [∓] ull st	ed s	str	rengt		out d	rive	st	reng	th									
25			S	SP	IMOS	SI_P	D			F	RW		0x	:1	0 =	= [/IOSI/ Disabl Enable	ed	0.	18 pı	ull-	dow	n co	on	trol										
24	,		ę	SP	OMIS	SI_I	E			F	RW		0x	:1	0 =	= [/IOSI/ Disabl Enable	ed	0	18 in	pu	t en	able	;											
23				F	Reser	ved							0x	0																					
22			S	SP	IMIS	D_C	S			F	RW		0x	:1	0 =	= F	/ISO/ Reduc [∓] ull st	ed s	str	rengt	•	out d	rive	st	reng	th									



PD, Rev 4.1, August 2013

												I/			_	0C1 L 4 F		_4 ISTE	R												
Addres	ss =	0xF	=00	0_00)6C)																		De	efau	lt va	lue	= 0;	(777	7_7	700
31 30	29	28	27	7 26	2	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS				FIEL NAM	-				-	S/W CES	s		SET LUE								DE		eld Ript		1						
21	NAME ACCESS VALUE DESCRIPTION SPIMISO_PD RW 0x1 SPIMISO/GPI019 pull-down control 0 = Disabled 1 = Enabled SPIMISO_PD SPIMISO/GPI019 input enable SPIMISO/GPI019 input enable																														
20		:	SP	IMIS	0_	IE			F	RW		0>	(1	0	= Di	SO/0 sable nable	ed	D19 i	npu	t en	able										
19			R	eser	vec	b						0>	(0																		
18			SF	PISS	_D;	s			F	RW		0>	(1	0	= Re		ed s	7 out treng th		drive	e str	engt	th								
17			SF	PISS	_PI	U			F	RW		0>	(1	0	= Di	§/GP sable nable	ed	7 pull	-up	con	trol										
16			S	PISS	_IE	Ξ			F	RW		0>	(1	0	= Di	§/GP sable nable	ed	7 inpı	ut e	nabl	e										
15:0			R	eser	vec	b						0x7	700																		

Table 36 CCM_IOCTRL4 Register

CCM_IOCTRL5 – I/O CONTROL 5 REGISTER

											1/0			_				ER												
Addre	ss =	0xF	000	00	70																		De	faul	t va	lue	= 0x	7D7	7_7	777
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	6 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS					-			-		s										DE				l						
31			Re	serv	ed						0x	0																		
30		ι	JAR	TRX	_DS	6		F	RW		0x	1	0	= F	leduc	ed s	tren		out d	rive	stre	ngth								
29		ι	JAR	TRX	_PC)		F	RW		0x	1	0	= C	isabl	ed	022	pull-	-dow	n co	ontro	bl								
28		ι	28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 FIELD NAME S/W RESET VALUE FIELD DESCRIPTION RESET OXO VARTRX_DS VALUE UARTRX/GPIO22 output drive strength 0 = Reduced strength 1 = Full strength UARTRX_PD RW 0x1 0																											
27		ι	JAR	TTX	_OE			F	RW		0x	1	0	= C	TTX/()isabl inable	ed (1		•		nabl	e									
26		ι	JAR	TTX	_DS	6		F	RW		0x	1	0	= F	TTX/0 Reduc full sti	ed s	tren	•	out di	rive	stre	ngth								



													1/0			_	OC ⁻ L 5 F			ER												
Α	dd	res	s =	0xF	000	_00	70																		Def	fault	t val	ue	= 0x	7D7	7_7	777
31																14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
В	ITS FIELD S/W RESET NAME ACCESS VALUE																			DE	FIE SCR	ELD RIPT	ION					•				
:															isabl	ed	023 p	oull-(dow	n coi	ntrol											
:	24			ι	JAR	тт>	(_IE			F	۶W		0x	1	0 =	= Di	TX/0 isable nable	ed	023 i	nput	t ena	able										
2	3:0)			Res	serv	ed						0x7 777	_																		

Table 37 CCM_IOCTRL5 Register

CCM_IOCTRL6 – I/O CONTROL 6 REGISTER

												I/C				0C1 L 6 F																	
Ad	dres	ss =	0xF	000_0	007	'4																			De	faul	t va	lue	= 03	x7	777_	77	70
31	30	29	28	27 2	6	25	24	23	22	21	20	19	18	17	16	15	14	1:	3 12	11	10	ç	9 8		7	6	5	4	3		2 1		0
BI	ſS			FIE NA						/W CES		RES VAL						1			DE		FIELI		ON								
3	31 TDEBUG_OE RW 0x0 TDEBUG/TMSDEBUG output enable 0 = Disabled (tri-state) 1 = Enabled																																
30																																	
29)		Т	DEBL	JG_	_PU	J		F	RW		0x	1	0 =	= Di	UG/1 sable nable	ed	DE	EBUG	9 pull	-up	со	ntrol										
28	3		1	DEB	JG	_IE			F	RW		0x	1	0 =	= Di	UG/1 sable nable	ed	DE	EBUG	inpı	ut er	nal	ole										
27	7			Rese	erve	ed						0x	0																				
26	6		т	OCDR	ST	_D:	S		7	w		0x	1	0 = 1 =	= Re = Fu	educe	ed s engt	tre th	stren ength T is ir	-	only;	; th	nis bi	t ha	as r	no e	ffec	t					
25	5		т	OCDR	ST	_Pl	J		F	RW		0x	1	TC 0 =	DCD = Di:		「pul ed		ib cou														
24	1		Т	OCDF	RST	r_ie	=		F	RW		0x	1	0 =	= Di	RST sable able	ed '	out	enab	le													
23	3			Rese	erve	ed						0x	0																				



				I								R													
Addres	ss = 0xF000_0074																De	əfau	lt '	valu	e	= 0x	7777	7_7	770
31 30	29 28 27 26 25 24 23	22 21	20) 19	18	17	1	6 15	14	1:	3 1	12	11	10	9	8	7	6		5 4	1	3	2	1	0
BITS	FIELD NAME	S/M ACCE	/	RE	SET		1.		· ·	<u> </u>					FIE	ELD				<u> </u>		0	-	•	Ŭ
		7.001				т	СК	drive	stre	ena	th							-							
22	TCK_DS	RW		0	x1	0 : 1 :	= F = F	Reduc Full str	ed s reng	stre th	ngt		41-				. "								
21	TCK_PU	RW		0	x1	Т(0 :	CK = [e - TCł pull-u Disable Enable	ip co ed	-		Jui	y, ui		t nas	5 110	ene	CL							
20	TCK_IE	RW		0	x1	T(0 = 1 =	CK = [= E	input Disable Enable - TCł	ena ed ed			s e	nabl	ed fo	or in	put;	; this	bit	ha	s no	ef	fect			
19	Reserved			0	x0				-	-	- ,				-	<u> </u>	,				-				
18	TMSDFT_DS	RW		0	Ix1	0 : 1 :	= F = F	DFT o Reduc Full str	ed s reng	stre Ith	ngt	th		ly; th	nis bi	t ha	as no	o effe	ec	t					
17	TMSDFT_PU	RW		0	x1	0	= [SDFT p Disable Enable	ed	up	cor	ntrc	ol												
16	TMSDFT_IE	RW		0	x1	0 : 1 :	= [= E	DFT i Disable Enable e - TM	ed ed				ivs e	enab	led f	or i	nput	; this	st	oit ha	is r	no ef	fect		
15	Reserved			0	x0																				
14	TDI_DS	RW		0	ix1	0 : 1 :	= F = F	drive s Reduc Full str e - TDI	ed s reng	stre th	ngt		; this	s bit	has	no	effec	ct							
13	TDI_PU	RW		0	x1	0	= [pull-up Disable Enable	ed	ntro	ol														
12	TDI_IE	RW		0	x1	0 : 1 :	= [= E	input e Disable Enable e - TDI	ed ed		ays	en	able	ed fo	r inp	out;	this	bit h	nas	s no e	effe	ect			
11	Reserved			0	x0						-														
10	TRST_DS	RW		0	vx1	0 : 1 :	= F = F	T driv Reduc Full str e - TR	ed s reng	stre Ith	ngt	th	nly; †	this I	bit ha	as r	no ef	fect							
9	TRST_PD	RW		0	x1	TF 0 = 1 =	RS = [= E	T pull Disable Enable	l-dov ed ed	wn	cor														
8	TRST_IE	RW		0	x1	0 : 1 :	= [= E	T inpu Disable Enable e - TR	ed ed			iys	ena	bled	for	inpu	ut; th	iis bi	it ł	nas n	10 (effec	:t		
7	Reserved			0	x0																				



												I/			I_IC ROL				R													
Ac	ldre	ss =	0xF	000	00	74																		De	faul	t v	alu	e =	0x	777	7_7	770
31	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 BITS FIELD S/W RESET														16	15	14	13	12	11	10	9	8	7	6	5	4	4 ;	3	2	1	0
NAME ACCESS VALUE DESCRIPTION																																
į	5			TDO)_F	P			F	RW		0>	۲1	0 =	00 pi = Dis = Ena	able	ed	con	trol													
4	1			TD	0_I	E			F	RW		0>	(1	0 = 1 =	DO in = Dis = Ena ote - T	able able	ed d		ut o	nly; †	this t	oit ha	as n	io ef	fect							
3	:0			Res	erv	ed						0>	(0	М	ust b	e se	t to	0x0	for I	norm	al o	pera	tion									

Table 38 CCM_IOCTRL6 Register

CCM_IOCTRL7 – I/O CONTROL 7 REGISTER

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

												1/0			_					1														
Addre	ss =	0xF	[:] 00	0_0	078																				[Det	faul	t va	alue	= 02	x0	707_	07	'07
31 30	29	28	27	7 26	6 25	4	24	23	22	21	20	19	18	17	16	6 15	14	1	13 1	2 ^	11	10	9	8	-	7	6	5	4	3		2 1	1	0
BITS				FIEL NAN					S AC	/W CES	s	RES VAL										DE		IELI CRIP		DN								
31:29			R	eser	ved							0x	0																					
28		GF	PIO	8_0	P_C	FC	3		F	w		0x	:0	0 =	= C	08 out MOS 0pen l			onfigi	urat	tion													
27		GPI	108	3_Pl	JLL_	DI	R		F	RW		0x	:0	0 =	= P)8 pul Pull-do Pull-up	wn	/p	oull-de	own	ı se	lect												
26			GF	9108	_DS				F	w		0x	:1	0 =	= R	08 out Reduc full str	ed s	tr	engtl		ngth	ו												
25		GPI	08	_PL	ILL_I	EN	IA		F	RW		0x	:1	0 =	= D)8 pul)isable inable	ed	/p	oull-de	own	ı en	able	Э											
24			G	PIO	3_IE				F	w		0x	:1	0 =	= D)8 inp)isable inable	ed	na	able															
23:21			R	eser	ved							0x	0																					
20		GF	PIO	7_0	P_C	FC	3		F	w		0x	:0	0 =	= C)7 out MOS)pen l			onfigi	urat	tion													
19		GPI	107	7_Pl	JLL_	DI	R		F	w		0x	:0	0 =	= P)7 pul Pull-do Pull-up	wn	/p	oull-de	own	ı se	lect												



PD, Rev 4.1, August 2013

																_	_ IOC				R																
Add	ress	; = C)xF	00	0_	00	78																					De	fau	lt v	/al	ue	= 0>	(07	07_	07	07
31 3	30 2	9 2	28				25	24	23	3 22	21	20			17	1	6 15	14		13	12	2 11	1	0	9	8		7	6	5	5	4	3	2	1		0
BITS	S				FIE						S/W			ESET									-		FII			-									
					NA	(MI)	E			AC	CES	55	V	ALUE			07		d	rivo	~	rond)E:	SCI	KII	ΡΤΙΟ	JN									
18				GI)7	DS			F	RW			0x1			O7 ou Reduc					-	I														
				Ū.		·· _								•			Full st			-	,																
															G	PI	O7 pu	l-up	/p	oull-o	dc	wn e	enal	ole													
17		G	SPI	07	_F	PUL	L_E	ENA		F	RW			0x1			Disabl																				
																	Enable																				
16				~	עם	77					ر ۸ (ר			01			O7 inp Disabl		na	able	9																
10				G	PIC	<i>.</i>	_IE			1	RW			0x1			Enable																				
15:13	3			R	es	erv	ed							0x0	<u> </u>			<i>.</i> u																			
	-			_											G	PI	O6 ou	put	С	onfi	qu	ratio	n														
12			GP	IC	6_	OF	°_C	FG		F	RW			0x0			СМОЗ	•			•																
															1 :	= (Open	Draiı	n																		
																	O6 pu		/p	oull-o	dc	wn s	sele	ct													
11		C	GPI	0	3_F	וטי	LL_I	DIR		F	RW			0x0			Pull-do																				
															-		Pull-up		. ام		-		410														
10				പ	SIC	6	DS				RW			0x1			O6 ou Reduc					-	tn														
10						<i>.</i>											Full st			-	JU																
															-		O6 pu	-	-		dc	wn e	enal	ole	:												
9		G	SPI	06	6_F	PUL	L_E	ENA		F	RW			0x1			Disabl		•																		
															1 :	=	Enable	ed																			
																	O6 inp		na	able	9																
8				G	PIC	D6	_IE			F	RW			0x1			Disabl																				
7.5	_				0.0	~ ~ ~	ad							0.20	1:	=	Enable	a																			
7:5				R	. 50	erv	ed							0x0	G		O5 ou	nut	~	onfi	a .	ratio	n	_		_		_			_	_					
4			GP	IC	95	OF	C	FG		F	ิรพ			0x0			CMOS			UIII	yu	auc	11														
			0.		-												Open		n																		
															G	PI	O5 pu	l-up	/p	oull-o	dc	wn s	sele	ct													
3		C	GPI	0	5_F	PU	LL_	DIR		F	RW			0x0			Pull-do																				
															-		Pull-up																				
_				~	סור	~	D O			.	~			01			O5 ou						lth														
2				G		15_	DS				RW			0x1			Reduc Full sti			-	ιth																
										-					-		O5 pu				dr	wn 4	enal	ole													
1		G	PI	05	5 F	PUL	LE	ENA		F	ч			0x1			Disabl		۲	, un l	au		21101	510													
		_		_	-		_										Enable		_																		
															G	PI	O5 inp	ut e	na	able	;																
0				G	PIC	D5	_IE			F	٦W			0x1			Disabl																				
															1:	=	Enable	ed																			

Table 39 CCM_IOCTRL7 Register

CCM_IOCTRL8 – I/O CONTROL 8 REGISTER



	Address = 0xF000_007C													(1/0 C	CCN ONT	_	_					R														
Add	dres	s =	0xF	÷00	0_00)7C	;																					D	efa	ult	va	lue	= 0)	0F()7_(700
31	30	29	28	2	7 26	6 2	5 2	24	23	22	21	20	1	9 18	17	1	6 1	15	14	1	13	12	11	10)	9	8	7	6	6	5	4	3	2	1	0
BIT	s										S/W CES															FIE										
31:2	20				leser		1			AC	UES	53																	V							
28			GF		04_0			3		F	۶W			0x0	0 :	= (O4 o CMO Ope	SC	•		onfi	gu	ratio	n												
27	,		GPI	104	4_PL	JLL_	_DI	R		F	RW		()x1	0 :	= F	O4 p Pull- Pull-	-do	wn	/p	ull-	do	wn s	ele	ct											
26	6			GI	PI04_	_D\$	S			F	RW		(0x1	0 :	= F	O4 o Red Full	uce	ed s	tr	eng		reng	th												
25	5		GPI	04	I_PU	LL_	_EN	A		F	RW		()x1	0 :	= [O4 p Disa Enal	able	ed .	/p	oull-	do	wn e	enat	ole											
24	ŀ			G	PIO4	IE	Ξ			F	RW		()x1	0 :	= [O4 i Disa Enal	able	ed	na	able	Э														
23:1	14			R	leser	ved	1						0>	01C																						
13	}			GI	9109 <u></u>	_0	E			F	RW		(0x0	0 :	= [O9 d Disa Enal	able	ed (t)													
12	2		GF	PIC	9_0	P_(CFG	3		F	RW		(0x0	0 :	= (09 0 CM0 Ope	วร	•		onfi	gu	ratio	n												
11			GPI	109	9_PL	JLL <u></u>	_DI	R		F	RW		()x0	0 :	= F	O9 p Pull- Pull-	-do	wn	/p	ull-	do	wn s	ele	ct											
10)			GI	PIO9	_D\$	S			F	RW		()x1	0 :	= F	O9 c Red Full	uce	ed s	tr	eng		reng	th												
9			GPI	09)_PU	LL_	_EN	A		F	RW		()x1	0 :	= [O9 p Disa Enal	able	ed	/p	ull-	do	wn e	enat	ole											
8				G	PIOS)_IE	Ξ			F	RW		()x1	0 :	= [O9 i Disa Enal	able	ed	na	able	9														
7:0)			R	leser	ved	1						0	x00																						

Table 40 CCM_IOCTRL8 Register



CCM_IOCTRL9 – I/O CONTROL 9 REGISTER

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

It is recommended to configure the default value of this register only.

												1/9			I_IC ROL				ER												
Ad	dre	ss =	0xF	000	_00	80																		De	faul	t va	lue	= 0>	070	7_07	700
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS			-	IELI AMI	-			-	S/W CES		RES VAL									DE		ELD RIPT	ION							
31	:0			Re	serv	ed						0x07 _07																			

Table 41 CCM_IOCTRL9 Register

CCM_IOCTRL10 - I/O CONTROL 10 REGISTER

											I/C			_	OCT				2													
Addr	ess =	0xF	000	000_	84																			De	fau	ult v	alue	-	: 0x	0707	<u>_0</u>	707
31 30	29	28	27	26	25	24	23	22	21	20) 19	18	17	16	6 15	14	13	3 12	2 1	1	10	9	8	7	6	5	4		3	2	1	0
BITS				IELC				-	S/W CES	S	RES VAL										DE	FIE SCR								•		
31:29			Re	serv	ed						0x	0																				
28		GP	1014	4_OF	P_C	FG		F	RW		0x	0	0 =	= C	D14 o CMOS Open			onfig	jura	ition	l											
27		GPI	014	_PU	LL_	DIR		F	RW		0x	0	0 =	= F	D14 p Pull-do Pull-up	wn	p/p	oull-c	lowi	n se	elec	t										
26			GPI	014_	_DS			F	RW		0x	1	0 =	= F	D14 o Reduc ⁻ ull sti	ed s	tre			ngt	h											
25		GPIC	D14	_PUI	LL_E	ENA		F	RW		0x	1	0 =	= C	D14 p Disabl Enable	ed .	p/p	oull-c	lowi	n er	nab	le										
24			GPI	1014	_IE			F	RW		0x	1	0 =	= C	D14 ir Disabl Enable	ed	ena	able														
23:21			Re	serv	ed						0x	0																				
20		GP	101:	3_OF	P_C	FG		F	RW		0x	0	0 =	= C	D13 o CMOS Open			onfig	jura	tion	1											
19		GPI	013	E_PU	LL_	DIR		F	RW		0x	0	0 =	= P	D13 p Pull-do Pull-up	wn	p/p	oull-c	lowi	n se	elec	t										
18			GPI	013_	_DS			F	RM		0x	1	0 =	= F	D13 o Reduc ⁻ ull sti	ed s	tre			ngt	h											



													C //0 C0			OCT				ER															
Addre	ss =	0xF	=0	00_	00	84									-											D	efa	aul	t va	alue	=	0x	070	7_0	707
31 30	29	28	2	27	26	25	24	23	22	21	20	0 1	9 18	17	16	6 15	14	1	13	12	11	10		9	8	7		6	5	4	З	5	2	1	0
BITS				FIE						5/W			ESET											FIE											
	-			NA	M				AC	CES	S	V	ALUE	-		242				ام ا					RIP	TIO	N								
17	0	GPI	D 1	13_F	⊃UI	LL_I	ENA		F	RW)x1	0 :	= C	013 p Disabl Enable	ed	p/	pui	I-a	own	ena	DIG	9											
															013 in		er	hab	le																
16		G	PIC	013	_IE			F	RW			Ox1			Disabl		0.	iuo	.0																
														1 :	= E	Inable	ed																		
15:13			F	Res	erv	ed							0x0																						
10			10	10	~								 0			012 o	•	t c	con	fig	urati	on													
12		GP	IC	012 <u></u>	_0	_0_0	FG		F	RM			0x0			CMOS Open		n																	
														-		012 p			pull	l-d	own	sele	ect												
11		GPI	0	12_	PU	LL_	DIR		F	RW			0x0			Pull-do		•																	
														-		Pull-up																			
10			~		10	D 0							24			012 o					stren	gth													
10			GI	PIO	12_	_DS			F	RM)x1			Reduc ⁻ ull sti			-	jtn															
														-		012 p				l-d	own	ena	ble	e											
9	(GPIC	D 1	12_F	PUI	LL_I	ENA		F	RW)x1			Disabl																			
														_		Inable																			
8			~		112					RW			Dx1			012 in Disabl		er	nab	le															
0			G	PIC	12	_1⊏			Г				JXI			Enable																			
7:5			F	Res	erv	ed							0x0																						
														GI	PIC	D11 o	utpu	t o	con	fig	urati	on													
4		GP	IC)11_	OF	°_C	FG		F	RM			0x0	-		CMOS																			
														-		Dpen				ام ا		-													
3		GPI	0	11	ΡIJ		DIR		F	RW			0x0			D11 p Pull-do		p/	puii	I-0	own	sele	CL												
Ĭ		5. 1	-				2							-		Pull-up																			
														GI	PIC	D11 o	utpu	t d	driv	es	stren	gth													
2		(GI	PIO	11_	DS			F	RM)x1			Reduc			-	gth															
	-											-				ull sti				הו	014/2	one	h!												
1	6	GPIC	D1	11 F	יטכ	LLI	ENA		F	RW			Dx1			D11 p Disabl		µ/	pull	i-d	own	ena	DIG	3											
			_	·_'	_											Enable																			
																011 in		er	nab	le															
0			G	PIC	011	_IE			F	RM			Ox1			Disabl																			
														1:	= E	Enable	bd																		

Table 42 CCM_IOCTRL10 Register



CCM_IOCTRL11 - I/O CONTROL 11 REGISTER

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

											I/C							ΓER													
Addres	ss =	0xF	000_	008	38																		De	efa	ult	val	ue	= 0x	0F0	7_0	700
31 30	29	28	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7		6	5	4	3	2	1	0
BITS			FIE NA						S/W CES	s	RES VAL									DE	-	RIP		N							
31:29	29 Reserved 0x0 GPIO10 output configuration																														
28		GPI	O10_	OF	P_CI	FG		F	RW		0x	0	0 =	= CI	10 ou MOS Den [•		onfigi	uratio	on											
27	(GPIC	D10_I	PUL	LL_I	DIR		F	RW		0x	1	0 =	= Pı	10 pu ill-do ill-up	wn	ρ/ρι	ull-di	own	sele	ct										
26		(gpio [.]	10_	DS			F	RW		0x	1	0 =	= Re	10 ou educe Ill str	ed s	trer		tren	gth											
25	Ģ	GPIC	010_F	PUL	.L_E	ENA	۱.	F	RM		0x	1	0 =	= Di	10 pu sable nable	ed .	ρ/ρι	ull-di	own	enal	ble										
24		(GPIO	10_	_IE			F	RW		0x	1	0 =	= Di	10 in sable nable	∋d	ena	ble													
23:0			Rese	erve	ed						0x0 070	_																			

Table 43 CCM_IOCTRL11 Register



TIMER (TMR) MODULES

TIMER 1 - BASE ADDRESS 0xF001_0000

TIMER 2 - BASE ADDRESS 0xF001_0020

TIMER 3 - BASE ADDRESS 0xF001_0040

TIMER DESCRIPTION

The WM0011 provides three timers, which count up from 0, or count down from TMR_MAX_CNT. The counters are enabled using the TMR_ENA bit, and count direction is selected using the TMR_DIR bit (see Table 49).

The number of APBCLK clock cycles per count is determined by the TMR_PRESCALE register. When TMR_PRESCALE = 00h, the module will count at the APBCLK clock rate.

The TMR_MODE bit enables a selectable external trigger to be used to start the timer count. The TMC_INC bit configures the external trigger either as a 'start' trigger or as an alternate 'clock' signal. When TMR_MODE=1 and TMR_INC=0, the count rate is controlled only by the external trigger (ie. not by APBCLK).

The TMR_1SHOT bit selects whether the Timer automatically re-starts after the 'end of count' condition has been reached.

Note that the timer clock enable bit (TMR_CLK_ENA) is on the CCM_CLK_ENA register, and the timer reset bit (TMR_SOFTRST_N) is in the CCM_SOFTRST register. Note that these signals are common to all three Timer (TMR) modules.



Figure 23 Timer (TMR) Modules Block Diagram



TIMER INTERRUPTS

The Timer module can generate an interrupt when the 'end of count' condition occurs.

The Timer module interrupt control registers are illustrated in Figure 24.



The interrupt control functions are replicated for each of the 3 Timer modules.

Figure 24 Timer Interrupts

TIMER REGISTER MAP

The register map of the Timer module is illustrated in Table 44.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	TMR_PRESCALE	Timer Prescale	0x0000_0000
Base + 0x04	TMR_MAX_CNT	Timer Maximum Count	0x0000_00FF
Base + 0x0C	TMR_CUR_CNT	Timer Current Count	0x0000_0000
Base + 0x10	TMR_CTRL	Timer Control	0x0000_0000
Base + 0x14	TMR_INT_STATUS	Timer Interrupt Status	0x0000_0000

Table 44 Timer Register Definition

TMR_PRESCALE – TIMER PRESCALE REGISTER

											TIN	TN 1ER	_	PR				ΓER												
Ac	dres	ss =	0xF	001_0 001_0 001_0	020 (Tim	er 2)																De	faul	t va	lue	= 0>	<000	0_0	000
31	30	29	28	27 2	6 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	TS			FIE					S/W CES	s	RES VAL									DE	FIE SCF	eld Ript	ION							
3	1:8			Rese	ved						0x0 000	_																		
7	:0		тм	R_PRI	ESCA	ALE.		F	۲W		0x0	00	Th ac TN Nc co	cord /IR c	esca ing ount nat, led	aler to th t free whe only	is us le fol quer n TN by t	llowi ncy = /IR_l he e	ng c = [Al MOI exter	alcu PBC DE= ⁻ nal t	llatio LK] / 1 and rigge	on: / (TN d TN er (ie	/IR_ /IR_ e. no	PRE INC= ot by	SCA =0, t	ALE he c	freq + 1) count K).			

Table 45 TMR_PRESCALE Register



TMR_MAX_CNT - TIMER MAXIMUM COUNT REGISTER

											TIM	/IER		MR XIM		-		NT REC	GIST	ER											
Ac	ldre: Idre: Idre:	ss =	0xF	001	_002	24 (Time	ər 2))															De	faul	t val	ue	= 0×	:000	0_00	DFF
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	тѕ				IELC Ame	-			-	S/W CES		RES VAL									DE		eld Ript								
31	:24			Re	serv	ed						0x0	00																		
23	3:0		ΤN	/IR_I	ИАХ	(_CN	١T		F	κW		0x(_00		Th co TN	iis re nfigi /IR_	ured MAX	er in as a (_Cl	ue Idica an uj NT vi crem	p co alue	unte . Wł	er, th	e co confi	igure	er wi ed a	ll inc s a c	rem lown	ent	from	0 to)	en

Table 46 TMR_MAX_CNT Register

TMR_CUR_CNT – TIMER CURRENT COUNT REGISTER

											ти	MER			_	UR coi			GIS'	ΓER											
Ad	dre	ss =	0xF	001	_00	2C (Tim Tim Tim	er 2)															De	faul	lt va	lue	= 0)	x000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS				IELI AMI	-			-	S/W CES		RES VAL					•	•	•		DE		ELD RIPT		I						
31	:24			Re	serv	ed						0x0	00																		
23	6:0		τM	1R_0	CUR	2_CN	١T		F	ર૦		0x0 _00		Th	ie va	Curi alue er wi	of th	ie ci	urrer	nt co	unte		nis v	alue	e rep	rese	ents	the v	/alue	e of 1	the

Table 47 TMR_CUR_CNT Register



TMR_CTRL – TIMER CONTROL REGISTER

This Timer Control register provides control of the timing function.

When using the down-counter (TMR_DIR = 1), it is important to set the register bits in the sequence described in Table 48 in order to guarantee correct operation:

The counter value (TMR_CUR_CNT described in Table 47) must be set to a non-zero value before asserting the timer interrupt bit (TMR_INT_ENA). If TMR_CUR_CNT = 0 at the point that TMR_INT_ENA is asserted, an interrupt event will be generated immediately as the interrupt detection logic interprets the zero value as 'end of down-count sequence'. The correct sequence of events is summarised below in Table 48:

STEP	REGISTER SETTINGS	DESCRIPTION
	TMR_DIR = 1	Set the timer direction to 'down'
Step 1	TMR_ENA = 0	Disable the counter, and load the initial count value into TMR_CUR_CNT
Step 2	TMR_INT_ENA = 1	Enable the timer interrupt. Note that, as TMR_CUR_CNT has already been set to a non-zero value in Step 1, an interrupt event will not be generated immediately.
Step 3	TMR_ENA = 1	Enable the counter and start counting.

Table 48 Setting the Downtimer

													TI	MER						TER														
Ad	dres	ss =	0xF	00)1_0)1_0)1_0	03	0 (T	Time	er 2)																De	faul	t va	lue	= 0	x0(000_	_00	00
31	30	29	28	2	7 26	5	25	24	23	22	21	2	0 19	18	17	16	5 15	14	13	12	11	10	ç	3 8	3	7	6	5	4	3	2	2 1	1	0
Bľ	NAME ACCESS VALUE DESCRIPTION 7 Reserved 0x000_ 0000																																	
31	:7	Reserved 0000 ⁻ TMR_ENA RW 0x0 Timer Enable 0 = Count disabled and initial count reloaded																																
6	;	7 Reserved 0000 Timer Enable																																
5				T	MR_	İN	С			F	₹W		0>	٢O	Or 0 : 1 : ex TM Th	nly = T ter ter /IR		whe incre igge starf igge ESC/ nal tr	n Tl eme r. s in r. (C ALE igge	MR_ nts l cren coun reg er is	_MO by or nenti it rati ister sele	ne co ng o e is s) cted	our on f set	the f t by sing	first AP the	t risi BCI	ing s LK a	sign Ind	al e the	dge	of t	he		
4			-	ГМ	R_N	10	DE			F	RW		0>	(0	Tir 0 = 1 =	me = T = T	 r Moo imer imer Il is e	de se start beha	elect s co avio	t bunti ur is	ing v con	/hen trolle	TI ed	MR_ usir	_EN	IA= ΓMF	R_IN		An e	xter	nal	trig	ger	
3				R	eser	ve	d						0>	(0																				
2			Т	M	R_1	SH	ЮТ			F	RW		0>	(0	0 = 0	= D nd	r One lisabl ition i nable	ed (s rea	Time ache	er au ed).	utom	atica												1).



											ТІ	MER		_	_CT		GISTE	R												
Ad	dres	ss =	0xF	001_00 001_00 001_00	30 (Time	er 2)															I	Def	fault	t va	alue	= 03	x0(000_	0000
31	30																13 1	2	11	10	98	-	7	6	5	4	3	2	2 1	0
Bľ																				DE	FIEL SCRIF		DN							
1				TMR_I	DIR			R	RW		0x	:0	0 = 1 = Wł	= Co = Co hen	ount ount set t	Up Dow to 1,	n the co	bun			nts dov ne cou				_	_	_		- (see	9
C			Т	MR_INT	_EN	A		R	w		0x	:0	0 = 1 = Wi of	= Di = Er hen cou	sable nable set, int' co	ed ed this ondi	tion is	ows rea	ache	ed. V	ation o Vhen s er Inte	et t	0 0), ne	ithe	er th	е		n the	'end

Table 49 TMR_CTRL Register

TMR_INT_STATUS – TIMER INTERRUPT STATUS REGISTER

											тім			_				TUS S RE		STEF	R										
Ad	dre	ss =	0xF	100	I_00 I_00 I_00	34 (Time	er 2)															De	faul	t va	lue	= 0:	x000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS			-	IELI	-				S/W CES		RES VAL									DE	FIE SCF	eld Ript								
31	:1			Re	eserv	ed					(00x0 000	_																		
()		TI	MR_	_INT	_ST	S		R/	W1C	;	0x	0	0 = 1 =	= Tin	ner I ner I	nter nter	t Sta rupt rupts r.	is d												

Table 50 TMR_INT_STATUS Register



I²C INTERFACE MODULE

BASE ADDRESS 0xF002_0000

I2C FEATURES

The I^2C Controller Module is an APB peripheral with two independent I^2C buses. These are configured as one master and one slave. Note that the external pins are multiplexed such that only one of the I^2C Master, the I^2C slave, or the UART can be configured at any one time.

The following I²C specification features are supported by the I²C Controller Module.

I²C Master:

- Normal (100kHz) and Fast Mode (400kHz and 1MHz) operation
- Both Single and Multi-master

I²C Slave:

- Normal (100kHz) and Fast Mode (400kHz and 1MHz) operation
- Clock Stretching

I2C TRANSFERS

The I²C Controller supports Read and Write functions on the Master and Slave interfaces.

Typical protocols for these transfers are described in Figure 25 through to Figure 29. Note that only a high-level description is provided here; further details of each of the I2C control registers are provided later in this section.

Note that, in a typical implementation, the Master and Slave devices should both have prior knowledge of the number of bytes to be transferred. This is especially relevant to the Slave device in I^2C Read operations, as the Slave must provide the required number of data bytes as expected by the Master.



A typical protocol for an I²C Master Write is illustrated and summarised in Figure 25.

Figure 25 I2C Master Write





A typical protocol for an I²C Master Read is illustrated and summarised in Figure 26.

Figure 26 I2C Master Read

A typical protocol for an I^2C Master Write, followed by Master Read is illustrated in Figure 27. Note that this transfer makes use of the "Repeated START Condition" before the Master Read.

The implementation of this transfer is as described above for the Write and Read actions, except for setting XFER_TERM=0 for the I^2C Write - this configuration selects the "Rpt START" at the end of the I^2C Write.



Figure 27 I2C Master Write & Read





Figure 28 I2C Slave Write

A typical protocol for an I²C Slave Read is illustrated and summarised in Figure 29.

Note that the 'I²C Read' transfer describes a data transfer from the Slave to the Master. Accordingly, this transfer relates to Transmit (TX) data in the Slave module.



Figure 29 I2C Slave Read



I2C INTERRUPTS

The I2C module can generate an interrupt when any of the conditions described in the I2C_STATUS register occurs. The interrupt conditions provide status indications of the I2C bus transactions.

The I2C interrupt control registers are illustrated in Figure 30.



Figure 30 I2C Interrupts



I2C REGISTER MAP

The register map of the I2C module is illustrated in Table 51.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	I2C_CFG	I2C Configuration	0x0000_0020
Base + 0x04	I2C_STATUS	I2C Status	0x0000_0000
Base + 0x08	I2C_INT_CTRL	I2C Interrupt Control	0x0000_0000
Base + 0x30	I2C_MCTRL	I2C Master Access Control	0x0000_0000
Base + 0x34	I2C_MRXDATA	I2C Master Receive Data	0x0000_0000
Base + 0x38	I2C_MTXDATA	I2C Master Transmit Data	0x0000_0000
Base + 0x40	I2C_BAUD	I2C Baud Rate	0x01EC_01EC
Base + 0x70	I2C_SRXDATA	I2C Slave Receive Data	0x0000_0000
Base + 0x74	I2C_STXDATA	I2C Slave Transmit Data	0x0000_0000
Base + 0x78	I2C_SLV_ADDR	I2C Slave Address	0x0000_0000

Table 51 I2C Register Definition



I2C_CFG – I²C CONFIGURATION REGISTER

A pulse filter is provided to remove spikes on the l^2C bus input signal. The operation of the pulse filter is dependent on the frequency of the main controller clock (APBCLK), with wider pulses being filtered out on slower running clocks. Pulses shorter than 50ns are always filtered, in accordance with l^2C standards. Pulses shorter than the minimum SCLK High Pulse-Width (identified as t_2 in Figure 6) are always filtered.

Note that, when setting the I2C baud rate (see Table 59), the I2C_BAUD register must take account of the Pulse Filter selection.

The $\rm I^2C$ controller has two independent buses; these are enabled using the MSTR_ENA and SLV_ENA fields, as described in Table 52.

The external pins are multiplexed such that only one of the l^2C Master, the l^2C slave, or the UART can be configured at any one time. (The applicable function is selected using the PORT2_SEL field in the CCM_CONTROL register - see Table 16). The MSTR_ENA and SLV_ENA fields should be set consistent with the PORT2_SEL selection.

Note that the I²C clock enabling bit I2C_CLK_ENA is on the CCM_CLK_ENA register (see Table 23).

												12C (CON		2C_ URA			EGI	ISTE	R											
Ad	dre	ss =	0xF	002	2_00	00																		De	faul	t va	lue	= 0>	(000	0_0	020
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	тѕ			-	IELO	-			_	S/W CES	s	RES VAL									DE		ELD RIPT			•					
31	31:6 Reserved 0x00_ 0000 Pulse filter select																														
31:6 Reserved 0000 5 PULSE_FILTER_DSBL RW 0x1 Pulse filter select 0 = Pulse filter enabled 1 = Pulse filter disabled																															
4	ł			Re	eserv	ed						0x	:0																		
3:	2		I	MS.	TR_E	ENA			F	RW		0x	:0	00 01 10	c ma = D = R = R = E	isab eser eser	led ved ved		able												
1:	0			SL	V_EI	NA			F	RW		0×	:0	00 01 10	C sla = D = E = R = R	isab nabl eser	led ed ved		ble												

Table 52 I2C_CFG Register



I2C_STATUS – I2C STATUS REGISTER

The active bits in this register indicate the status of most I^2C operations. All bits are cleared on read unless otherwise stated. Note that this register must be cleared (by reading) after every I^2C transfer; subsequent I^2C transfers will be inhibited if this register is not clear.

The I2C_STATUS register provides a status indication for each data byte transmitted or received via the relevant TX/RX register. Additional status bits indicate when the full I2C transfer is complete. Interrupt flags, corresponding to each of these conditions, can be enabled using the control fields in the I2C_INT_CTRL register (see Table 54).

On the Slave I2C interface, the SLV_ADDR_MATCH field indicates receipt of a Device Address that matches the 7-bit SLV_ADDR (see Table 63).

On the Master I2C interface, the Device Address contained in the MSTR_ADDR field (see Table 56) is transmitted at the start of an I2C transfer. The MSTR_ACC_CTRL_EMP field indicates that the Device Address has been transmitted.

On the Master I2C interface, the remote (Slave) device must acknowledge each byte received. (This includes the receipt of the Device Address for Read or Write operations.) The received ACK/NACK status is contained in the MSTR_ADDR_ACK and MSTR_DAT_ACK bits.

															STA JS RE			R													
Addres	ss =	0x	F0(02_00	04																		De	fau	ılt v	alu	е	= 0>	000	0_0	000
31 30	29	28	2	7 26	25	24	23	22	21	20	19	18	17	16	5 15	14	13	12	11	10	9	8	7	6	5		4	3	2	1	0
BITS				FIEL NAM	-			-	/W CES	s	RES									DE				l							
31:25			F	Reserv	/ed						0x0	00																			
24		SL	v_:	XFER	_DC	DNE		F	RC		0x	:0	Thi cle 0 = 1 =	is I are = 12 = 12	ed wh 2C tra 2C tra	set c ien t nsfe nsfe	on s he i er no er co	ucce regis ot co omple	ssfu ter i mple ete	il cor s rea ete	mpl ad.	letion	of a	SI	ave	trar	nsf	er. T	⁻ his	bit i	ø
23:19	Only valid when I2C Slave is enabled.																														
0 = I2C transfer not complete 1 = I2C transfer complete 0 = I2C transfer complete </td <td></td>																															
17		SLV	v	TX_EI	ИРТ	IED		F	RC		0x	:0	Thi 12C for rea 0 = 1 =	is I C_S tra ad. = N = 12	bit is a STXD ansmi lo nev	asse ATA ssio v I20 TXD	erteo A (se n oi C da ATA	d who ee Ta n the ata tr A em	en th able 1 ² C ansi ptie	ne Sl 61) bus mitte d sin	lave has . Th ed s	e Tra s bee his bi since last s	n en : is c last :	npti lea stai	ed I red tus	by ti whe	ne en ste	I ² C the er re	regi		
16	ę	SLV	′_A	DDR_	_MA	тсн	I	F	RC		0x	:0	Thi the 0 = 1 =	is I s S = no = m		set c DDF ch dete	on s R fie	ucce eld. T d	ssfu his	ll rec	cl€	ot of a eared bled.									hes
15:12			F	Reserv	/ed						0x	0																			



												 12C \$		_		ATU REGI		ER															
Add	dres	ss =	0xF	002	2_00	04																			De	faul	lt ۱	/alu	e :	= 0x	000	0_0	0000
		29	28				24	23			0 19		17	16	5 15	5 14	1	3 1	12	11	10				7	6	!	5 4	1	3	2	1	0
BIT	S				IEL					S/W CESS	RES VAL										DE		IEL RIF		ON								
11			MS			T_A	СК			RC	0x	_	0 = 1 =	= A = A	CK	ata A resp not r d wh	ons	se re eive	ecei d to	ved Ma	stat ister	us r D	ata	byt									
10)		MST	TR_	LOS	ST_A	RB		F	RC	0x	:0	0 = 1 =	= N = N	lo er 1aste	rbitra rror er los d wh	st a	rbit	ratio	n		ena	able	d.									
9		I	MST	[R_/	ADD	R_A	ACK		ł	RC	0x	:0	0 = 1 =	= A = A	CK	ddre: resp not r d wh	ons	se re eive	ecei d to	ved Ma	ister	r D	evic		٨dd	ress	5						
8		N	IST	R_X	(FEF	۲_D	ONE		F	RC	0x	0	Th los No coi Th 0 = 1 =	iis ote ndi iis = 2 = 2	bit is of ar that ition bit is 2C tr 2C tr	ansfe s set bitra t this s clea ransf ransf d wh	on tior bit arec fer i	suc n wh is n d wh not	nere not s hen com	sful the et c the ple	tran cur on tr reg te	nsr rre an ist	miss nt m smi: er is	nast ssic s rea	ter on c	lost of a	th	e arl	oitr	atio	n.	-	y
7:3	3			Re	serv	/ed					0x	0																					
2			MST	[R_	RX_	FILL	.ED		ł	RC	0x	.0	Th I20 bu: 0 = 1 =	iis C_I Is. = N = I2	bit is MRX This Io ne 2C_I	ecei s ass (DA] s bit i ew I2 MRX d wh	erte TA s cl 2C o (DA	ed v (see lear data	vher e Ta ed v a rec has	n th ble vhe vhe ceiv nev	e M 57) n th ed s w da	as ha e r sino ata	ter F as b egis ce la sin	een ster ast ce l	n fill Tis i sta	ed v read tus r	wit 1. reę	h da giste	ta r re	fron ead		e ² (С
1		MS	STR	_AC	CC_(P	CTR	L_EI	М	I	ર૦	0x	0	Ma Th fina Th 0 = las 1 = sta	aste nis nis = N st s = N atu:	er A bit is ACK bit is laste tatu laste s ree	cces ass (/NA) s clea er Ac s reg er Ac giste d wh	s C serte CK arec cces giste cces r re	Cont ed v of t d wl ss C er re ss C ead	rol F wher he I hen Cont ead Cont	Reg n th 2C the rol	ister e I2 tran reg Reg Reg	r c C_ isfe ist	lear MC er). er is er (l	ed. TR real I2C	ad. _M	CTF	٦L) not	cl	eare	ed si	nce	9
0		N	ISTI	R_T	X_E	MP'	TIED		ł	RC	0x	0	Ma Th I20 for rea 0 = 1 =	aste iis C_I - tra ad. = N = I2	er Ti bit is MTX ansr Io ne 2C_I	ransi S ass (DAT missi missi ew I2 MTX d wh	mit serte on 2C o DA	Dat ed v (see on t data	ta R wher Ta the I tra emp	egis ble ² C I nsn	ster e M 58) bus. hitte d sir	en as ha . Ti	npty ter T is be his I since alas	r. Fran bit is bit st	s cl	nptie leare statu	ed ed us	by t whe regi	he en t	I ² C the r rea	regis		

Table 53 I2C_STATUS Register



I2C_INT_CTRL - I²C INTERRUPT CONTROL REGISTER

There are eight I^2C Controller interrupts which can be enabled or disabled with the bits on this $I2C_INT_CTRL$ register.

Note that bits [11:9] of the I2C Status register (I2C_STATUS) will always generate an I2C Interrupt; there are no enable control bits corresponding to these signals.

											120	C INT			_	IT_C				SIS.	TER	1													
Addre	ss =	0>	٢C	02_	00	08																				De	fau	lt va	alue		= 0x	00	00	00	00
31 30	29	28	3	27	26	25	24	23	22	21	20	19	18	1	7 16	5 15	14	1	13	12	11	10	9	8		7	6	5	4	ŀ	3	2	1	I	0
BITS					ELC Ami				-	S/W CES	s	RES VAL										DE		FIELI CRIP		ON									
31:25				Res	erv	ed						0x0	00																						
24	SL	V_	XF		_D(NA	ONE	E_IN	IT_	F	RW		0x	:0	(0 = d	e Trar isable nable	ed	r C	Com	ple	te ir	iterri	upt	t ena	ble	9									
23:19				Res	erv	ed						0x0	00																						
18	SL	.v_	R)		LLI VA	ED_	INT	_E	F	RW		0x	:0	(0 = d	e Rec isable nable	ed	e D)ata	Re	gist	er Fi	ull	inter	rup	pt e	nal	ole							
17	SL	_V_	_т>	_	MP ENA	TIEI	D_I	NT	F	RW		0x	:0	(0 = d	e Trai isable nable	ed	it C	Data	a Re	egis	ter E	Ξm	pty i	nte	erru	pt e	enab	le						
16	SL	.v_	_A[R_M EN	IAT(A	СН	IN	F	RW		0x	:0	(0 = d	e Add isable nable	ed	s N	/latc	:h ir	nterr	upt	en	able											
15:9				Res	erv	ed						0x0	00																						
8	MS	ST	R_		R_ EN	DOI A	NE_	_IN	F	RW		0x	:0	(0 = d	er Tra isable nable	ed	er	Cor	mpl	ete	inter	ru	pt er	ab	le									
7:3				Res	erv	ed						0x0	00																						
2	MS	ST	R_		_FII ENA	LEI	D_I	NT	F	RW		0x	:0	(0 = d	er Re isable nable	ed	e	Dat	a R	egis	ster I	Ful	ll inte	errı	upt	ena	able							
1	1 MSTR_ACC_CTRL_E P_INT_ENA									RW		0x	:0	(0 = d	er Ac isable nable	ed	s C	Cont	trol	Reg	jiste	rΕ	mpt	y ir	nter	rup	t en	able	e					
0	MS	эті	R_'		EM EN	PTI A	ED.	_IN	F	RW		0x	:0	(0 = d	er Tra isable nable	ed	nit	Da	ta F	Regi	ster	Er	npty	int	terri	upt	ena	ble						

Table 54 I2C_INT_CTRL Register

I2C_MCTRL – I²C MASTER ACCESS CONTROL REGISTER

The Master Access Control Register configures the I2C Master module for Read or Write operations, and is used to initiate an I^2C Master transfer.

Writing to the I2C_MCTRL register initiates an I2C Master transfer. The MODULE_BUSY bit indicates that the I²C transfer has been correctly configured, and that the I²C controller will initiate the transfer. Note that the I2C_STATUS register must be cleared (by reading) before initiating an I2C Master transfer.

XFER_TYPE determines whether the I^2C action to be performed is a read or a write. XFER_TERM specifies whether a STOP Condition should be issued at the end of the current transfer.



The I^2C address of the target Slave device is held in the MSTR_ADDR register. (This identifies the remote device that the I2C transfer is intended for.)

Note that MSTR_ADDR is the 7-bit Device Address, and does not include the Read/Write bit. The equivalent 8-bit Device Address comprises the 7 bits of MSTR_ADDR, and the R/W bit in the LSB position. This is illustrated by an example in Table 55.

I ² C ACTION	MSTR_ADDR	8-BIT DEVICE ADDRESS
Write	0.20 (hex) 011 1000 (hiner)	0x70 (hex), 0111 0000 (binary)
Read	0x38 (hex), 011 1000 (binary)	0x71 (hex), 0111 0001 (binary)

Table 55 Illustration of 7-bit MSTR_ADDR compared with 8-bit Device Address

The I2C_MCTRL register is cleared (to default) after the final ACK/NACK of the I^2 C Master transfer. The MSTR_ACC_CTRL_EMP bit in the I2C_STATUS register (see Table 53) indicates when the I2C_MCTRL register has been cleared. A corresponding interrupt can also be enabled if required.

The I2C_MCTRL register will be cleared (and the MSTR_ACC_CTRL_EMP bit set) as described above. Note that the MSTR_XFER_DONE bit, indicating completion of the I²C Master transfer, will be set at approximately the same time if XFER_TERM=1. The MSTR_XFER_DONE bit will not be set if XFER_TERM=0 for the current transfer.

		12C N		I2C_MCTRL CCESS CONTROL REGISTER
Addres	ss = 0xF002_0030			Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23	22 21 20) 19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:14	Reserved		0x0_ 0000	
13	MODULE_BUSY	RO	0x0	This bit is asserted on any write to the I2C_MCTRL register, and indicates that the hardware is initiating an I2C Master transfer 0 = Register cleared (following final ACK/NACK of the I2C transfer) 1 = Module busy (I2C transfer initiated) Note that this bit is read only
12	Reserved		0x0	
11	XFER_TYPE	RW	0x0	Selects Read or Write for I2C Master transfer 0 = Write 1 = Read
10	XFER_TERM	RW	0x0	Transfer termination Selects a STOP Condition at the end of the current transfer 0 = No STOP Condition. (Next transfer uses a Repeated START.) 1 = STOP Condition issued at end of current transfer
9:7	Reserved		0x0	
6:0	MSTR_ADDR	RW	0x00	This is the 7 bit I ² C address of the target Slave device, identifying the remote device that the I2C transfer is intended for. (Note this does not include the R/W bit.)

Table 56 I2C_MCTRL Register



I2C_MRXDATA - I²C MASTER RECEIVE DATA REGISTER

The Master Receive Data Register (I2C_MRXDATA) holds the byte of data received (MRXDATA) in the I^2 C Master Read operation.

The MRXDATA_FLAG bit indicates when a new byte of data has been successfully received. This bit is cleared when the register is read.

Note that the MSTR_RX_FILLED bit in the I2C_STATUS register (see Table 53) also indicates when new data has been received. The associated interrupt may also be enabled.

Each received data byte must be acknowledged by the l^2C Master module, using the ACK/NACK response. The response is configured by writing to the I2C_MTXDATA register (see Table 58), setting the LAST_BYTE_FLAG bit to 0 or 1 (for ACK/NACK respectively). For further details, see the following section, describing the I2C_MTXDATA register.

The last byte of the I²C Master Read operation is acknowledged with the NACK response from the I²C Master. An I²C STOP Condition will normally be transmitted after the final NACK, thus completing the I²C Read. Note that the action taken on termination of the transfer is configurable, using the XFER_TERM bit in the I2C_MCTRL register (see Table 56).

The MSTR_XFER_DONE bit in the I2C_STATUS register indicates when an I 2 C Master transfer has completed.

										l	2C	MAS		_	•	RXD IVE I			EGI	STE	R										
Ad	dres	ss =	0xF	002_0	034	1																		De	faul	lt v	alue	= 02	x00	000_0	000
31	30	29	28	27 2	6 2	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	2 1	0
BI	NAME ACCESS VALUE																				DE		eld Ript								
31:	:9			Rese	rveo	d						0x0 000	_																		
8			MR	XDAT	A_F	=LA	G		F	RC		0x	:0	0 = 1 =	= R(s ass egiste egiste hat t	er er er fu	npty II (ne	ew c	lata	rece	ived		t byt	e of	da	ta ha	s be	en	recei	ved
7:0	0			MRXE			F	ર૦		0x0	00			er Da that t	-				/ field	b											

Table 57 I2C_MRXDATA Register

I2C_MTXDATA – I²C MASTER TRANSMIT DATA REGISTER

The Master Transmit Data Register (I2C_MTXDATA) holds the byte of data (MTXDATA) for transmission in the I^2C Master Write operation. The I2C_MTXDATA register also controls the ACK/NACK response in I^2C Master Read operations.

The MTXDATA_FLAG bit indicates when a byte of data has been loaded, ready for transmission. This bit is set to '0' after the byte has been transmitted, indicating that the register has been emptied and is ready for the next data byte to be loaded. The MTXDATA_FLAG is a Read-Only bit.

Note that the MXTR_TX_EMPTIED bit in the I2C_STATUS register (see Table 53) also indicates when the I2C_MTXDATA register has been emptied. The associated interrupt may also be enabled.

The first byte to be transmitted must be written to MTXDATA before the Master Write transfer is initiated. Each subsequent data byte for transmission should be written to MTXDATA as soon as possible after the MSTR_TX_EMPTIED bit is asserted.

For I²C Master Write operations, the LAST_BYTE_FLAG bit indicates whether the associated data byte is the last byte to be transferred. For I²C Master Read operations, the ACK/NACK response is configured by writing to the LAST_BYTE_FLAG bit.



Each transmitted word must be acknowledged by the remote (Slave) device. This includes the transmission of the Device Address for Read or Write operations. The received ACK/NACK status is provided in the I2C_STATUS register (see Table 53).

For I²C Master Write, setting LAST_BYTE_FLAG=1 will complete the transfer after the associated data byte has been transmitted.

For I²C Master Read, the I2C_MTXDATA register must be written to configure the ACK/NACK response for each received data word. Setting LAST_BYTE_FLAG=0 will configure the 'ACK', indicating readiness for more data bytes. Setting LAST_BYTE_FLAG=1 will configure the 'NACK', completing the transfer, and indicating that no further data is expected.

For I²C Master Read, the ACK/NACK response for the first data byte must be written to MTXDATA before the Master Read transfer is initiated. For subsequent data bytes, the LAST_BYTE_FLAG should be written following each received data byte (MSTR_RX_FILLED=1); writing to the LAST_BYTE_FLAG bit configures the ACK/NACK status for the next word that is received.

Note that the LAST_BYTE_FLAG bit must be written before reading the received data byte from I2C_MRXDATA.

The ACK/NACK status is configured in advance of each byte received, as described above. Accordingly, there is no requirement to write to the LAST_BYTE_FLAG bit after receipt of the last byte of the transfer.

The last byte of the I²C Master Write operation is acknowledged with the ACK response from the I²C Slave. An I²C STOP Condition will normally be transmitted after the final ACK, thus completing the I²C Write. Note that the action taken on termination of the transfer is configurable, using the XFER_TERM bit in the I2C_MCTRL register (see Table 56).

The MSTR_XFER_DONE bit in the I2C_STATUS register indicates when an I 2 C Master transfer has completed.

									12	2C I	MAS				ITXC ISMIT			REC	GISTE	ĒR												
Ad	dres	ss =	0xF	002_00	38																		D	efau	ılt	va	lue	= 0	x00	00	_000	00
31	30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	6 15	14	13	12	2 11	10	9	8	7	6		5	4	3	2		1	0
Bľ	TS	NAME ACCESS VALUE																		DE	FIE SCF	eld Rip [.]		N								
31:	11:10 Reserved 0x00_ 0000 lodic																															
g	9 LAST_BYTE_FLAG RW 0x0													ite = N	ates t Not las Last B	st by		yte	of a	trans	sfer	fror	n eit	her	an	n I²C	C re	ad o	or ai	n I²(С	
8	3		MT	XDATA	_FL	AG		F	RO		0x	:0	tra 0 = 1 =	ans = F = F	ates v smissi Regist Regist that t	on. er er er fu	npty II (re	/ ead	y for	trans			bade	ed ar	nd	is	rea	dy fo	Dr			
7:	Note that 7:0 MTXDATA RW 0x00 Master													ter Da	ta by	/te fo	or t	ransr	nissi	on (I ² C	write	e)									

Table 58 I2C_MTXDATA Register



$I2C_BAUD - I^2C BAUD RATE REGISTER$

The SCLK output frequency must be configured when using the I2C Master module.

The INP_CLK_HIGH_DIV and INP_CLK_LOW_DIV register fields set the number of APBCLK cycles in the SCLK High Phase and SCLK Low Phase respectively.

For example, if 100kHz SCLK is required, and the APBCLK frequency is 100MHz, this is a frequency ratio of 1000, ie. the total number of APBCLK cycles in the SCLK High / Low phases is 1000. Assuming 50% duty cycle, INP_CLK_HIGH_DIV and INP_CLK_LOW_DIV should each be set to 500 cycles, which is coded as 0x1F3 (note the -1 offset).

If the I2C Pulse Filter is enabled (see the I2C_CFG register, described in Table 52), then the INP_CLK_HIGH_DIV and INP_CLK_LOW_DIV should be adjusted by subtracting 7 from each.

In the above example, if the I2C Pulse Filter is enabled, then INP_CLK_HIGH_DIV and INP_CLK_LOW_DIV should each be set to 0x1EC.

The I2C_BAUD register settings must be consistent with the Signal Timing Requirements illustrated in Figure 6.

											12	СВ					IS	TER														
Addres	ss =	0xF	=002	2_00	40																		[Defa	ault	va	lue	= 0	x0	1EC	:_0^	IEC
31 30	29	28	27	26	25	24	4 23	22	21	20	19	18	17	16	5 15	14	13	3 12	11	10	9	9 8	3	7	6	5	4	3	3	2	1	0
BITS			-	IELI IAMI	-			-	S/W CES	s	RES VAL									DE		FIEL CRIF		ON								
31:27			Re	eserv	ed						0x0	00																				
26:16	1	NP_	_CLI	<_ні	GH_	_DI	V	F	۶W		0x1	EC	AF 00 00 FF No INI rec	PB(0h 1h 2h Fh ote P_ qui	CLK c = 1 c = 2 c = 3 c = 40 that, CLK_ red p	ycle lock lock lock 96 c whe HIG	s ii cy cy cy lloc n t H_ ler	n the rcles rcles rcles k cyr he I2 DIV ngth.	SCL cles C Pu shou	.K (⊦ Ilse Ild bi	Hig Fil e (h) Pl ter is comp	has s er ben	se fo nabl	or I2 led, ed b	the ys	Mas en subtr	ter	Mc	ode	outp	
15:11			Re	eserv	ed						0x0	00																				
10:0		INP_	_CL	K_LC	ow_	_DI	v	F	۶W		0x1	EC	AF 00 00 00 FF Nc INI rec	PB(0h 1h 2h 2h Fh ote P_	CLK c = 1 c = 2 c = 3 c = 40 that, CLK_ red p 500 cl	ycle lock lock lock 96 c whe LOV	s ii cy cy cy cy lloc n t V_ ler	n the rcles rcles rcles k cyr he I2 DIV s ngth.	SCL cles C Pu shou	Ilse	Fil Fil	ter is	ens	nabl sate	led,	C I the	Aast en ubtra	er l	No	de c	outp	

Table 59 I2C_BAUD Register



I2C_SRXDATA - I²C SLAVE RECEIVE DATA REGISTER

The Slave Receive Data Register (I2C_SRXDATA) holds the byte of data received (SRXDATA) in the I²C Slave Write operation. (The I²C Master initiates the Write operation, and the associated data is received by the I²C Slave.)

The Device Address and I²C Read/Write bit is also received in the SRXDATA field for I²C Write and I²C Read operations. The I²C Read/Write bit (in the LSB position) indicates whether a Write or a Read will follow.

The SRXDATA_FLAG bit indicates when a new byte of data has been successfully received. This bit is cleared when the register is read.

Note that the SLV_RX_FILLED bit in the I2C_STATUS register (see Table 53) also indicates when new data has been received. The associated interrupt may also be enabled.

Each received word must be acknowledged (ACK) by the I^2C Slave module. The ACK response is configured by writing to the I2C_STXDATA register (see Table 61), setting the NACK bit to 0.

Note that the ACK response must be configured (by writing to the I2C_STXDATA) before reading the received data byte from I2C_SRXDATA.

For further details, see the following section, describing the I2C_STXDATA register.

New data is only indicated/available following receipt of a matching Device Address (SLV_ADDR). The SLV_ADDR_MATCH bit in the I2C_STATUS register indicates when a matching Device Address is detected; an associated interrupt may also be enabled.

The SLV_XFER_DONE bit in the I2C_STATUS register indicates when an I 2C Slave transfer has completed.

											120	SLA		2C_ REC	-				GIS	TEF	2										
Ad	dres	ss =	0xF	002	_00	70																		De	faul	t va	lue	= 02	<000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	ГS				IELC AME	-			-	S/W CES	s	RES VAL									DE		ELD RIPT						I		
31	:9			Re	serv	ed						0x0 000	_																		
8			SR	XDA	ATA_	_FL#	٩G		F	RC		0x	0	red ha 0 = 1 =	ceive s be = Re = Re	ed. It en r giste giste	is a ecei er er er fu	d to i also a ved. mpty II (ne pit is	asse ew d	erteo lata	l to i rece	ndic ived	ate							ldre	SS
7:	7:0 SRXDATA RO											0x(00	WI 8-I WI thi bit tra	nen bit da nen s fie (bit nsfe	a da ata v a ma Id ho [0]). r wil	ta b vord atch olds The I foll	ed D the T e Rea	s re evic 7-bit ad/V	ceiv ce A t De Vrite	ed (S ddre vice bit i	SLV_ ss is Add ndic	_RX s rec ress	_FIL ceive s (bit	.LEC ed (S s [7:)=1) LV_ 1]) a	, this ADE and t	DR_I he F	MAT Reac	CH= //Wr	=1),

Table 60 I²C_SRXDATA Register



I2C_STXDATA – I²C SLAVE TRANSMIT DATA REGISTER

The Slave Transmit Data Register (I2C_STXDATA) holds the byte of data (STXDATA) for transmission in the I²C Slave Read operation. (The I²C Master initiates the Read operation, and the associated data is transmitted by the I²C Slave.) The I2C_STXDATA register also controls the ACK response in I²C Slave Write operations.

The STXDATA_FLAG bit indicates when a byte of data has been loaded, ready for transmission. This bit is set to '0' after the byte has been transmitted, indicating that the register has been emptied and is ready for the next data byte to be loaded. The STXDATA_FLAG is a Read-Only bit.

Note that the SLV_TX_EMPTIED bit in the I2C_STATUS register (see Table 53) also indicates when the I2C_STXDATA register has been emptied. The associated interrupt may also be enabled.

The next data byte for transmission should be written to STXDATA as soon as possible after the SLV_TX_EMPTIED bit is asserted. Note that, in normal I^2C Read operations, the Slave device must have prior knowledge of the number of bytes to be transferred. (This is because the STOP Condition, indicating completion of the transfer, occurs later than the time at which the next data bit would otherwise be transmitted.)

For I²C Slave Write transfers, the I2C_STXDATA register must be written to configure the ACK response for each received data byte. Setting NACK=0 will configure the 'ACK' response for the next received data byte.

The NACK bit should be written following a matching Device Address (SLV_ADDR_MATCH=1), and following a received data byte (SLV_RX_FILLED=1); writing to the NACK bit configures the ACK status for the next word that is received.

Note that the NACK bit must be written before reading the received data byte from I2C_SRXDATA.

The Device Address is acknowledged automatically by the I^2C Slave module (if the received address matches the SLV_ADDR field). The NACK bit is configured in advance of each byte received, as described above. Accordingly, there is no requirement to write to the NACK bit after receipt of the last byte of the transfer.

Data is only transmitted following receipt of a matching Device Address (SLV_ADDR). The SLV_ADDR_MATCH bit in the I2C_STATUS register indicates when a matching Device Address is detected; an associated interrupt may also be enabled.

The SLV_XFER_DONE bit in the I2C_STATUS register indicates when an I 2C Slave transfer has completed.

										I	12C	SLA				TXC MIT			REGI	STE	R										
Ad	dres	ss =	0xF	002	2_007	74																		De	faul	١t	value	= 02	<000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	6 15	14	13	12	11	10	9	8	7	6	ļ	5 4	3	2	1	0
BI	RITS FIELD S/W RESET ACCESS VALUE																			DE		ELD RIPT	ION							-	
31:	31:10 Reserved 0000											_																			
9	9 STXDATA_FLAG									20		0х	(Ο	tra 0 = 1 =	insi = R = R	ates v missi Regist Regist that t	on. er ei er fu	mpt III (r	y eady	v to tı	ansr		n loa	adeo	d an	d	is read	ly fo	r		
8 NACK RW 0x0 0 =												= A			cor	nfigu	ratior	n for	I ² C	Slav	e W	/rite	tra	ansfers	3						
7:	0			ST	XDA	TA			F	RW		0x(00	Sla	ave	e Data	a by	e fo	or tra	nsmi	ssio	n (l²	C re	ad)							

Table 61 I2C_STXDATA Register


$\label{eq:local_star} I2C_SLV_ADDR - I^2C \ SLAVE \ ADDRESS \ REGISTER$

The I²C slave address is held in the SLV_ADDR register. Note that this is the 7-bit Device Address, and does not include the Read/Write bit. The equivalent 8-bit Device Address comprises the 7 bits of SLV_ADDR, and the R/W bit in the LSB position. This is illustrated by an example in Table 62.

I ² C ACTION	SLV_ADDR	8-BIT DEVICE ADDRESS
Write	0.20 (hav) 011 1000 (hinary)	0x70 (hex), 0111 0000 (binary)
Read	0x38 (hex), 011 1000 (binary)	0x71 (hex), 0111 0001 (binary)

Table 62 Illustration of 7-bit SLV_ADDR compared with 8-bit Device Address

											12C	SLA		_		V_A VE D			GIS	TER	2										
Ad	dres	ss =	0xF	002	_007	78																		De	faul	t va	lue	= 0>	000	0_0	000
31	30	0 29 28 27 26 25 24 23 22 21 20 19 18 1													16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS																				DE	FIE SCF	ELD RIPT	ION							
31	NAME ACCESS VALUE 1:7 Reserved 0x000_ 0000																														
6	:0	Reserved 0x000_ 0000 SLV_ADDR[6:0] RW 0x000_ 0000														ield h this															

Table 63 I2C_SLV_ADDR Register



FUSE MEMORY

The WM0011 incorporates a one-time-programmable (OTP) fuse memory. The fuse data can be used to select which interface will be used for software/configuration download. The fuses also allow the start-up condition of selected control registers to be configured.

Note that the fuse data capability is supported on custom-programmed devices only. Un-programmed devices do not support these options. Fuse programming by users is not supported.

As part of the boot sequence, the WM0011 will determine whether the Custom fuses have been programmed. If the Custom fuses have been programmed, then the fuse data will select the desired clocking configuration, and also select the desired boot method for software/configuration download.

Note that the Custom fuse data includes parameters that are held in the WM0011 control registers. The fuse settings will be loaded as initial start-up values of the corresponding registers, but these can be updated during normal operation later if required.

See "Boot Sequence Control" for further details of the WM0011 boot-up process.

The integrated fuse memory holds 512 bytes of configuration data, including:

- Software Authentication Key
- Boot-up & Clocking configuration
- Cyclic Redundancy Check (CRC)
- Custom-defined data
- JTAG de-bug module configuration

A full definition of the Custom fuse memory contents is provided in Table 64.

See below for further details of the CRC and the Software Authentication Key.

FUSE MEMORY DEFINITION

The memory map of the Custom fuse region is provided in Table 64. See below for further details of the CRC value, and the Software Authentication key fields that are held within the fuse memory.



BYTE ADDRESS	SIZE (BYTES)	DESCRIPTION	COMMENT
0x000	256	PUB_KEY_MOD	Public Key (Modulus), for Software Authentication
0x100	4	PUB_KEY_EXP	Public Key (Exponent), for Software Authentication
0x104	1	BOOT_SRC	Selects the boot method: 0h = SPI (Slave) port 1h = SPI (Master) port, eg. SST Flash Memory All other codes are Reserved
0x105	1	UART_DLL	UART Divisor (LSW), for debug messaging. Setting UART_DLL and UART_DLH to 0xFF will disable debug messaging.
0x106	1	UART_DLH	UART Divisor (MSW), for debug messaging. Setting UART_DLL and UART_DLH to 0xFF will disable debug messaging.
0x107	1	Reserved	
0x108	4	CCM_CONTROL	General Control Register - see Table 16
0x10C	4	CCM_GPIO_SEL	Port Select Register - see Table 18
0x110	4	CCM_CLK_CTRL1	Clock Control 1 Register - see Table 19
0x114	4	CCM_CLK_CTRL2	Clock Control 2 Register - see Table 20
0x118	4	CCM_CLK_CTRL3	Clock Control 3 Register - see Table 21
0x11C	4	CCM_PLL_LOCK_CTRL	PLL Lock Detect Control Register - see Table 22
0x120	4	CCM_IOCTRL1	I/O Control 1 Register - see Table 33
0x124	4	CCM_IOCTRL2	I/O Control 2 Register - see Table 34
0x128	4	CCM_IOCTRL3	I/O Control 3 Register - see Table 35
0x12C	4	CCM_IOCTRL4	I/O Control 4 Register - see Table 36
0x130	4	CCM_IOCTRL5	I/O Control 5 Register - see Table 37
0x134	4	CCM_IOCTRL6	I/O Control 6 Register - see Table 38
0x138	4	CCM_IOCTRL7	I/O Control 7 Register - see Table 39
0x13C	4	CCM_IOCTRL8	I/O Control 8 Register - see Table 40
0x140	4	CCM_IOCTRL9	I/O Control 9 Register - see Table 41Table 41
0x144	4	CCM_IOCTRL10	I/O Control 10 Register - see Table 42
0x148	4	CCM_IOCTRL11	I/O Control 11 Register - see Table 43
0x14C to 0x18C	68	Reserved	
0x190	4	SPI_SCLKDIV	SPI Clock Division Register - see Table 123 Selects the SCLK frequency for SPI (Master) boot-up. The maximum clock rate of 40MHz must not be exceeded.
0x194 to 0x1A3	16	Reserved	
0x1A4	4	CRC	CRC value, calculated over byte addresses 0x000 to 0x1A3.
0x1A8	80	(undefined)	Available for custom use. This region is not used by the boot process, and is not protected by the CRC.

Table 64 Fuse Memory Definition

CYCLIC REDUNDANCY CHECK (CRC)

The Custom fuse memory is protected by a CRC, which is calculated using the IEEE 802.3 polynomial over byte addresses 0x000 to 0x1A3.

An error condition will be detected during start-up if the Custom fuse CRC value does not match the CRC value calculated by the WM0011.



SOFTWARE AUTHENTICATION

Software Code authentication is implemented, to ensure that the WM0011 will only execute code that has been supplied by an approved vendor.

All Software Code downloads must include an authentication signature. The signature (SHA-256) is contained within the Software Header download. The WM0011 will check the downloaded signature against an internally-generated signature, and will only execute the code if the signatures match.

As an option, the authentication signature may be encrypted. In this case, the code will only be executed if the correct Public Key data is configured in the Custom fuse memory. Secure authentication ensures that the WM0011 will only execute code that has been supplied by an approved vendor with the correct Private Key required to encrypt the signature.

Note that PKA-encryption of the image signature can only be supported on custom-programmed devices. This is not supported on un-programmed devices.

If the JTAG function has been disabled (custom-programmed devices only), then the WM0011 will only execute code that includes a PKA-encrypted (secure) signature.

DEVICE TYPE	JTAG CONFIGURATION	UNENCRYPTED SIGNATURE	ENCRYPTED SIGNATURE
Custom	Disabled		\checkmark
Custom	Enabled	✓	\checkmark
Un-programmed	Enabled	\checkmark	

The supported options for software authentication are shown in Table 65.

Table 65 Software Authentication support



GENERAL PURPOSE INPUT/OUTPUT (GPIO) MODULE

BASE ADDRESS 0xF004_0000

GPIO FEATURES

- 17 configurable GPIO pins (multiplexed with other functions)
- Configurable Interrupt logic using edge or level detection
- Individual Mask control for each GPIO
- Interrupt output (to IRQC module)

The GPIO module supports 17 configurable GPIO pins. These can be configured as Input or Output. Any pins configured as Input may be selected as interrupt sources for the GPIO module. The interrupt sources can be edge or level sensitive; the active polarity is also selectable. A priority-encoded readback is available on the occurrence of a GPIO interrupt.

INPUT / OUTPUT CONTROL

Each bit may serve as either a programmed input or programmed output in this mode.

The GPIO_DIR register configures each bit as an input or an output. The system powers up with each input configured as an input (the register bits are cleared). By setting the associated bit in GPIO_DIR, the bit is controlled as an output.

The logic level each input is observable after de-metastability logic and inversion logic by reading GPIO_IN. When input inversion is selected (using GPIO_INV), value read from GPIO_IN will be the opposite logic level from that appearing at the external pin.

When any GPIO is configured as an output, the logic level at the pad will be controlled by the respective GPIO_OUT register bit. Note that GPIO output is not affected by the GPIO_INV bits.

LEVEL/EDGE INTERRUPT CONTROL

The interrupt inputs are configured as level sensitive or edge sensitive using the GPIO_EDGE1 and GPIO_EDGE0 registers.

In Level-sensitive configuration, the interrupt is asserted when the applicable logic level is detected. Active High is selected when GPIO_INV=0; Active Low is selected when GPIO_INV=1. Note that the interrupt cannot be cleared whilst the Active logic level is present (and unmasked) on the respective GPIO.

In Edge-sensitive configuration, the interrupt is asserted when the applicable logic transition is detected. This may be the rising (leading) edge, falling (trailing) edge, or both edges. The active edge(s) will cause the respective GPIO_INT_STS bit to be set. Note that the active edge(s) are inverted when GPIO_INV=1.

In each case, the interrupt status bits in the GPIO_INT_STS register are latching bits, and are only cleared when a '1' is written to the respective bit in the GPIO_INT_CLR register. To observe successive interrupts, the GPIO_INT_STS bit must be cleared before another interrupt event can be registered.

To avoid false interrupts, the input signals must be in their respective de-asserted logic states when the interrupts are enabled. Note that the input inversion must be considered when determining the de-asserted logic state.

When a rising-edge interrupt is enabled and unmasked, the corresponding interrupt status will be asserted if the relevant input signal is logic 1. Similarly, when a falling-edge interrupt is enabled and unmasked, the corresponding interrupt status will be asserted if the relevant input is logic 0. In other words, the behaviour is effectively level-triggered at the point when the interrupt is initially configured.

If necessary, the interrupt service routines should take account of the behaviour described above, and should clear the respective interrupt(s) immediately after they are enabled, before they are unmasked.



The control sequence below is recommended to ensure false interrupts are avoided.

- Mask the interrupt using GPIOn_INT_MSK=1
- Configure the GPIO interrupt registers (including GPIOn_INT_ENA=1)
- Clear the interrupt using GPIOn_INT_CLR=1
- Unmask the interrupt using GPIOn_INT_MSK=0

GPIO INTERRUPTS

An input is considered part of the interrupt system when the associated enable bit in GPIO_INT_CTRL is set. The register is cleared at reset. Consequently, no input bits are considered interrupt sources at reset.

The interrupt inputs are configured as level sensitive or edge sensitive using the GPIO_EDGE1 and GPIO_EDGE0 registers.

Each GPIO may be individually masked from the interrupt structure by setting the corresponding GPIO_INT_MSK bit. The Mask bits are set by default, so the interrupt structure is disabled until the corresponding bit is enabled (using GPIO_INT_CTRL) and unmasked (using GPIO_INT_MSK).

When a valid level or edge is detected on an interrupt input, the corresponding GPIO_INT_STS bit is set (provided that the corresponding input is enabled and unmasked). These bits are latching bits, and are only cleared when a '1' is written to the respective bit in the GPIO_INT_CLR register.

The GPIO_INT_STS register provides readback of all the enabled and unmasked GPIO interrupts. The GPIO_INT_VECT register provides a readback of the single, highest priority unmasked & asserted GPIO interrupt. Highest priority is implemented as the interrupt in the lowest-numbered bit position of the GPIO_INT_STS register. For example, the GPIO 4 Interrupt (in bit [4]), is given higher priority than the GPIO5 Interrupt (in bit 5).

When one or more bit in the GPIO_INT_STS register is set, the GPIO Interrupt input to the IRQC Module is asserted. Note that the GPIO Interrupt input to the IRQC Module is Active Low.



The GPIO interrupt control registers are illustrated in Figure 31.



Figure 31 GPIO Interrupts

GPIO REGISTER MAP

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	GPIO_OUT	GPIO Output	0x0000_0000
Base + 0x04	GPIO_IN	GPIO Input	Undefined
Base + 0x08	GPIO_DIR	GPIO Direction	0x0000_0000
Base + 0x0C	GPIO_INV	GPIO Inversion	0x0000_0000
Base + 0x10	GPIO_EDGE0	GPIO Edge Detection 0	0x0000_0000
Base + 0x14	GPIO_EDGE1	GPIO Edge Detection 1	0x0000_0000
Base + 0x18	GPIO_INT_CTRL	GPIO Interrupt Control	0x0000_0000
Base + 0x1C	GPIO_INT_CLR	GPIO Interrupt Clear	0x0000_0000
Base + 0x20	GPIO_INT_MSK	GPIO Interrupt Mask	0xFFFF_FFF
Base + 0x24	GPIO_INT_VECT	GPIO Interrupt Vector	0x0000_0000
Base + 0x28	GPIO_INT_STS	GPIO Interrupt Status Register	0x0000_0000

Table 66 GPIO Register Definition

GPIO_OUT – GPIO OUTPUT REGISTER

											(GPIC			0_0 JT R		IST	ER														
Addre	ss = 0	xF0	04_	000	0																			Det	fau	lt v	alue	= ()x(0000_	00	00
31 30	29 2	8 2	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	ç	9 8	3	7	6	5	4	3		2 1		0
BITS									S/W CES	s		SET LUE				•		•		DE		FIEL		ON								
31:29			Rese	erve	ed						0>	‹ 0																				
28		GF	2019	28_0	τυс	Г		F	RW		0>	‹ 0	Сс	ontro	ols th	ne lo	gic	leve	l of (SPIC)28	8 wh	en	con	nfigu	ure	d as	outp	out			
27:24		l	Rese	erve	ed						0>	‹ 0																				
23		GF	2019	23_0	דטכ	Г		F	RW		0>	(0	Сс	ontro	ols th	ne lo	gic	leve	l of (GPIC)2:	3 wh	en	con	nfigu	ure	d as	outp	out			
22	GPIO22_OUT RW 0													ontro	ols th	ne lo	gic	leve	l of (GPIC)2	2 wh	en	con	nfigu	ure	d as	outp	out			
21:20		l	Rese	erve	ed						0>	‹ 0																				
19		GF	PIO1	9_0	דטכ	Г		F	RW		0>	(0	Сс	ontro	ols th	ne lo	gic	leve	l of (GPIC	D19	9 wh	en	con	nfigu	ure	d as	outp	out			
18		GF	PIO1	8_0	דטכ	Г		F	RW		0>	(0	Сс	ontro	ols th	ne lo	gic	leve	l of (GPIC	D18	8 wh	en	con	nfigu	ure	d as	outp	out			
17		GF	9IO1	7_(רטכ	Г		F	RW		0>	(0	Сс	ontro	ols th	ne lo	gic	leve	l of (SPIC)1	7 wh	en	con	nfigu	ure	d as	outp	out			
16:15		l	Rese	erve	ed						0>	‹ 0																				
14		GF	PIO1	4_(דטכ	Г		F	RW		0>	(0	Сс	ontro	ols th	ne lo	gic	leve	l of (GPIC)1 [,]	4 wh	en	con	nfigu	ure	d as	outp	out			
13		GF	9IO1	3_(JUJ	Г		F	RW		0>	k 0	Сс	ontro	ols th	ne lo	gic	leve	l of (GPIC)1:	3 wh	en	con	nfigu	ure	d as	outp	out			
12		GF	9IO1	2_0	רטכ	Г		F	RW		0>	(0	Сс	ontro	ols th	ne lo	gic	leve	l of (SPIC)1:	2 wh	en	con	nfigu	ure	d as	outp	out			
11		GF	9IO1	1_0	רטכ	Г		F	RW		0>	(0	Сс	ontro	ols th	ne lo	gic	leve	l of (SPIC)1 [.]	1 wh	en	con	nfigu	ure	d as	outp	out			
10		GF	9IO1	0_0	JUJ	Г		F	RW		0>	k 0	Сс	ontro	ols th	ne lo	gic	leve	l of (GPIC)1(0 wh	en	con	nfigu	ure	d as	outp	out			
9		G	PIO	9_C	DUT			F	RW		0>	‹ 0	Сс	ontro	ols th	ne lo	gic	leve	l of (SPIC)9	whe	n c	onfi	igur	ed	as o	utpu	ıt			
8		G	PIO	8_C	DUT			F	RW		0>	‹ 0	Сс	ontro	ols th	ne lo	gic	leve	l of (SPIC)8	whe	n c	onfi	igur	ed	as o	utpu	ıt			
7		G	PIO	7_C	DUT			F	RW		0>	‹ 0	Сс	ontro	ols th	ne lo	gic	leve	l of (GPIC)7	whe	n c	onfi	igur	ed	as o	utpu	ıt			
6		G	PIO	6_C	DUT			F	RW		0>	‹ 0	Сс	ontro	ols th	ne lo	gic	leve	l of (GPIC	06	whe	n c	onfi	igur	ed	as o	utpu	ıt			
5		G	PIO	5_C	DUT			F	RW		0>	(0	Co	ontro	ols th	ne lo	gic	leve	l of (SPIC)5	whe	n c	confi	igur	ed	as o	utpu	ıt			
4		G	PIO4	4_C	DUT			F	RW		0>	(0	Сс	ontro	ols th	ne lo	gic	leve	l of (SPIC)4	whe	n c	onfi	gur	ed	as o	utpu	ıt			
3:0			Rese	erve	ed						0>	(0																				

Table 67 GPIO_OUT Register



												GPI			IO_I JT RE		ы	ER																
Addres	ss =	0xF	•00	4_00	04																				De	fau	lt	val	ue	= 0>	(00	00_	_000	0
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	6 15	14	1	13	12	11	10	ç	9	8	7	6		5	4	3	2		1 (0
BITS									S/W CES	s		SET									DE		FIE CRI		ION									
31:29				eserv								x0										-												
28			GP	1028	_IN			F	ર૦		0	x0			ates t er de-		-													•				:k
27:24			Re	eserv	ed						0	x0																						
23			GP	1023	_IN			F	२०		0	x0			ates t er de-		-													•				:k
22			GP	1022	_IN			F	२०		0	x0			ates t er de-																			:k
21:20			Re	eserv	ed						0	x0																						
19			GP	IO19	_IN			F	RO		0	x0			ates t er de-																			:k
18			GP	IO18	_IN			F	२०		0	x0			ates t er de-																			:k
17			GP	1017	_IN			F	२०		0	x0			ates t er de-		-													•				:k
16:15			Re	eserv	ed						0	x0																						
14			GP	1014 _.	_IN			F	२०		0	x0			ates t er de-		<u> </u>													•				:k
13			GP	IO13	_IN			F	RO		0	x0			ates t er de-																			:k
12			GΡ	1012	_IN			F	२०		0	x0			ates t er de-		-													•				:k
11			GP	1011	_IN			F	२०		0	x0			ates t er de-		-									•				•				:k
10			GP	1010	_IN			F	RO		0	x0			ates t er de-																			:k
9			GF	PIO9_	_IN			F	RO		0	x0			ates t er de-																			
8			GF	PIO8_	_IN			F	RO		0	x0	Inc	dica	ates t er de-	he lo	рg	jic le	evel	of (GPIC	28	s wł	nen	con	figu	re	d a	s in	put.	Re	adl	back	
7			GF	2017	_IN			F	RO		0	x0			ates t er de-																			
6			GF	PIO6_	_IN			F	RO		0	x0	Inc	dica	ates t er de-	he lo	рg	jic le	evel	of (GPIC	D6	i wł	nen	con	figu	re	d a	s in	put.	Re	adl	back	
5			GF	201	_IN			F	RO		0	x0	Inc	dica	ates t er de-	he lo	рg	jic le	evel	of (GPIC	25	i wł	ien	con	figu	re	d a	s in	put.	Re	adl	back	
4			2104	_IN	0	x0	Inc	dica	ates t er de-	he lo	рg	jic le	evel	of (GPIC	24	wł	nen	con	figu	re	d a	s in	put.	Re	adl	back							
3:0			Re	eserv	ed						0	x0																						

GPIO_IN – GPIO INPUT REGISTER

Table 68 GPIO_IN Register



										GF	ו סוי		Р ІО _	-		SIS	TER	l												
Addre	ss =	0xF	004_00	800																		De	efa	ault	val	ue	= 0x	000	0_0	000
31 30	29	28	27 26	25	24	23	22	21	20	19	18	17	16 1	15	14	13	12	11	10	9	8	7		6	5	4	3	2	1	0
BITS			FIEL NAM				-	/W CES	s	RES VAL						•	•		DE				N							
31:29			Reserv	ved						0x	0																			
28		0	SPIO28	_DIF	2		F	RM		0x	0	Se	ects	GP	02	28 d	lirect	tion.	0 = i	np	ut. 1	= ou	tpı	ut.						
27:24			Reserv	ved						0x	0																			
23		0	SPIO23	_DIF	2		F	RM		0x	0	Se	ects	GP	02	23 d	lirect	tion.	0 = i	np	ut. 1	= ou	tpı	ut.						
22		0	SPIO22	_DIF	2		F	RM		0x	0	Se	ects	GP	02	22 d	lirect	tion.	0 = i	np	ut. 1	= ou	tpı	ut.						
21:20			Reserv	ved						0x	0																			
19		0	SPIO19	_DIF	2		F	RM		0x	0	Se	ects	GP	01	9 d	lirect	tion.	0 = i	np	ut. 1	= ou	tpı	ut.						
18		0	SPIO18	_DIF	२		F	RM		0x	0	Se	ects	GP	01	8 d	lirect	tion.	0 = i	np	ut. 1	= ou	tpi	ut.						
17		0	SPIO17	_DIF	2		F	RM		0x	0	Se	ects	GP	01	7 d	lirect	tion.	0 = i	np	ut. 1	= ou	tpı	ut.						
16:15			Reserv	ved						0x	0																			
14		0	SPIO14	_DIF	२		F	RM		0x	0	Se	ects	GP	01	4 d	lirect	tion.	0 = i	np	ut. 1	= ou	tpi	ut.						
13		0	SPIO13	_DIF	२		F	RM		0x	0	Se	ects	GP	01	3 d	lirect	tion.	0 = i	np	ut. 1	= ou	tpi	ut.						
12		0	SPIO12	_DIF	२		F	RM		0x	0	Se	ects	GP	01	2 d	lirect	tion.	0 = i	np	ut. 1	= ou	tpi	ut.						
11		0	SPIO11	_DIF	र		F	RM		0x	0	Se	ects	GP	01	1 d	lirect	tion.	0 = i	np	ut. 1	= ou	tpi	ut.						
10		0	SPIO10	_DIF	२		F	RM		0x	0	Se	ects	GP	01	0 d	lirect	tion.	0 = i	np	ut. 1	= ou	tpi	ut.						
9			GPIO9_	DIR			F	RM		0x	0	Se	ects	GP	09) dir	rectio	on. O	= in	pu	t. 1 =	outp	out	t.						
8			GPIO8_	DIR			F	RM		0x	0	Se	ects	GP	08	8 dir	ectio	on. O	= in	pu	t. 1 =	outp	out	t.						
7			GPIO7_	DIR			F	RM		0x	0	Se	ects	GP	07	' dir	ectio	on. O	= in	pu	t. 1 =	outp	out	t.						
6			GPIO6_	DIR			F	RM		0x	0	Se	ects	GP	06	6 dir	ectio	on. O	= in	pu	t. 1 =	outp	out	t.						
5			GPIO5_	DIR			F	RM		0x	0	Se	ects	GP	05	i dir	ectio	on. O	= in	pu	t. 1 =	outp	out	t.						
4			GPIO4_	DIR			F	RM		0x	0	Se	ects	GP	04	dir	ectio	on. O	= in	pu	t. 1 =	outp	out	t.						
3:0			Reserv	ved						0x	0																			

GPIO_DIR – GPIO DIRECTION REGISTER

Table 69 GPIO_DIR Register

GPIO_INV – GPIO INVERSION REGISTER

												GF	NO I			ני אסו		SIST	ER												
Ad	dres	ss =	0xF	F00	4_00	0C																		De	faul	t va	lue	= 0>	(000	0_0	000
31	30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	ITS FIELD S/W RESET NAME ACCESS VALUE																	<u>, </u>			DE		ELD RIPT	ION							
31:	:29 Reserved											0x	0																		
2	8		(GΡ	IO28_	_INV	/		F	RW		0x	0	Se	elect	s GF	PIO2	8 in	put i	nvei	sion	. 0 =	= no	inve	ersio	n. 1	= in	versi	ion.		
27:	24			R	eserv	/ed						0x	0																		
2	3		(GΡ	1023	_INV	/		F	RW		0x	0	Se	elect	s GF	PIO2	3 in	put i	nvei	sion	. 0 =	= no	inve	ersio	n. 1	= in	versi	ion.		
2	2		(GΡ	1022	_INV	/		F	RW		0x	0	Se	elect	s GF	PIO2	2 in	put i	nvei	sion	. 0 =	= no	inve	ersio	n. 1	= in	versi	ion.		
21:	:20 Reserved											0x	0																		
1	19 GPI019_INV RW 0x0												0	Se	elect	s GF	PIO1	9 in	put i	nvei	sion	. 0 =	= no	inve	ersio	n. 1	= in	versi	ion.		
1														elect	s GF	PIO1	8 in	put i	nvei	sion	. 0 =	= no	inve	ersio	n. 1	= in	versi	ion.			



PD, Rev 4.1, August 2013

												GF	201	G NVE		וו_(ווסא		GIST	ER												
Ad	dre	ess =	0xF	=00	04_00	0C																		De	faul	t va	lue	= 0;	x00(0_0	000
31	30	29	28	2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS	FIELD S/W RESE NAME ACCESS VALUE GPI017_INV RW 0x0																			DE		ELD RIPT		I						
1	7	GPIO17_INV RW 0x0 Reserved 0x0														s GF	9101	7 in	put i	nver	sion	ı. 0 =	= no	inve	ersio	n. 1	= in	vers	ion.		
16:	15																														
1-	4	GPIO14_INV RW 0x0													lect	s GF	PIO1	4 in	put i	nver	sion	. 0 =	= no	inve	ersio	n. 1	= in	vers	ion.		
1	3	GPIO14_INV RW 0x0 GPIO13_INV RW 0x0												Se	lect	s GF	PIO1	3 in	put i	nver	sion	. 0 =	= no	inve	ersio	n. 1	= in	vers	ion.		
1	2		(GF	21012	יאו_	V		F	RW		0x	0	Se	lect	s GF	PIO1	2 in	put i	nver	sion	. 0 =	= no	inve	ersio	n. 1	= in	vers	ion.		
1	1		(GF	1011 <u>-</u>	יאו_	V		F	RW		0x	0	Se	lect	s GF	PIO1	1 in	put i	nver	sion	. 0 =	= no	inve	ersio	n. 1	= in	vers	ion.		
1	0		(GF	010ام	יאו_	V		ш	RW		0x	0	Se	lect	s GF	PIO1	0 in	put i	nver	sion	. 0 =	= no	inve	ersio	n. 1	= in	vers	ion.		
ç)			GI	PIO9_	INV	/		ш	RW		0x	:0	Se	lect	s GF	PIOS) inp	ut in	vers	ion.	0 =	no i	nver	sion	. 1 =	inv	ersio	on.		
8	3			GI	PIO8_	INV	/		F	RW		0x	0	Se	lect	s GF	9019	inp	ut in	vers	ion.	0 =	no i	nver	sion	. 1 =	inv	ersio	on.		
7	7			GI	PI07_	INV	/		F	RM		0x	0	Se	lect	s GF	9107	' inp	ut in	vers	ion.	0 =	no i	nver	sion	. 1 =	inv	ersio	on.		
6	6			GI	PIO6_	INV	/		F	RW		0x	0	Se	lect	s GF	906	inp	ut in	vers	ion.	0 =	no i	nver	sion	. 1 =	inv	ersio	on.		
5	5			GI	PIO5_	INV	/		F	RM		0x	0	Se	lect	s GF	201	inp	ut in	vers	ion.	0 =	no i	nver	sion	. 1 =	inv	ersio	on.		
4	ł			G	PIO4_	IN∖	/		F	RM		0x	0	Se	lect	s GF	9104	inp	ut in	vers	ion.	0 =	no i	nver	sion	. 1 =	inv	ersio	on.		
3:	0			F	Reserv	/ed						0x	:0																		

Table 70 GPIO_INV Register

EDGE DETECTION

The interrupt inputs are configured as level sensitive or edge sensitive using the GPIO_EDGE1 and GPIO_EDGE0 registers, as described in Table 71.

GPIO_EDGE1	GPIO_EDGE0	DESCRIPTION
0	0	Level Sensitive
0	1	Leading Edge
1	0	Trailing Edge
1	1	Dual Edge Interrupt

Table 71 GPIO Edge Detection Control

In Level-sensitive configuration, the interrupt is asserted when the applicable logic level is detected. Active High is selected when GPIO_INV=0; Active Low is selected when GPIO_INV=1. Note that the interrupt cannot be cleared whilst the Active logic level is present (and unmasked) on the respective GPIO.

In Edge-sensitive configuration, the interrupt is asserted when the applicable logic transition is detected. This may be the rising (leading) edge, falling (trailing) edge, or both edges. The active edge(s) will cause the respective GPIO_INT_STS bit to be set. Note that the active edge(s) are inverted when GPIO_INV=1.



		G		BPIO_EDGE0 DETECTION 0 REGISTER	
Addres	ss = 0xF004_0010			Default value = 0x0000_	0000
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION	
31:29	Reserved		0x0		
28	GPIO28_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
27:24	Reserved		0x0		
23	GPIO23_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
22	GPIO22_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
21:20	Reserved		0x0		
19	GPIO19_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
18	GPIO18_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
17	GPIO17_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
16:15	Reserved		0x0		
14	GPIO14_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
13	GPIO13_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
12	GPIO12_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
11	GPIO11_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
10	GPIO10_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
9	GPIO9_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
8	GPIO8_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
7	GPIO7_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
6	GPIO6_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
5	GPIO5_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
4	GPIO4_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1	
3:0	Reserved		0x0		

GPIO_EDGE0 – GPIO EDGE DETECTION 0 REGISTER

Table 72 GPIO_EDGE0 Register

GPIO_EDGE1 – GPIO EDGE DETECTION 1 REGISTER

											GF					ED CTIC			GIS.	TER	2										
Ad	ddress = 0xF004_0014																						De	faul	t va	lue	= 02	k000	0_0	000	
31																14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Bľ	ITS FIELD S/W RESET NAME ACCESS VALUE															•	•	•	•	DE		ELD RIPT	ION	•	•	•			•		
31:	NAME ACCESS VALUE 1:29 Reserved 0x0																														
2	8		GF	2019	8_E	DGE	E1		F	RW		0x	:0	Se	elec	ts Le	vel d	or Ec	lge i	inter	rupt	dete	ectio	n, de	eper	ndin	g on	*ED	GE)	
27:	:24			Res	serv	ed						0x	0																		
2	3		GF	PIO23	3_E	DGE	E1		F	RW		0x	:0	Se	elec	ts Le	vel d	or Ec	lge i	inter	rupt	dete	ectio	n, de	eper	ndin	g on	*EC	GE)	
2	2		GF	2019	2_E	DGE	E1		F	RW		0x	:0	Se	elec	ts Le	vel d	or Ec	lge i	inter	rupt	dete	ectio	n, de	eper	ndin	g on	*EC	GE)	
21:	22 GPIO22_EDGE1 RW 0x0 Selects Le 21:20 Reserved 0x0																														
1	9		GF	PIO19	9_E	DGE	Ξ1		F	RW		0x	0	Se	elec	ts Le	vel d	or Ec	lge i	inter	rupt	dete	ectio	n, de	eper	ndin	g on	*ED	GE)	
1	8		GF	PIO18	8_E	DGE	E1		F	RW		0x	:0	Se	elec	ts Le	vel d	or Ec	lge i	inter	rupt	dete	ectio	n, de	eper	ndin	g on	*ED	GE)	



PD, Rev 4.1, August 2013

											GF	PIO E		GPI E DE	_				GIS.	TER											
Ad	dre	ss =	0xF	=00	4_00	14																		De	faul	t va	lue	= 0;	x000	0_0	000
31	30	29	28	2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS	NAME ACCESS VALUE DESCRIPTION GPI017_EDGE1 RW 0x0 Selects Level or Edge interrupt detection, depending on *EDGE0																													
1	7	GPIO17_EDGE1 RW 0x0 Selects Level or Edge interrupt detection, depending on *EDGE0															0														
16:	15	Interference Interference Interference 15 Reserved 0x0																													
1	15 Reserved 0x0															0															
1	3		GF	PIC)13_E	DG	E1		F	RM		0x	0	Se	lect	s Le	vel d	or Ec	lge i	inter	rupt	dete	ectio	n, d	eper	nding	g on	*ED	GE	0	
1	2		GF	PIC)12_E	DG	E1		F	RM		0x	0	Se	lect	s Le	vel d	or Ec	lge i	inter	rupt	dete	ectio	n, d	eper	nding	g on	*ED	GE	0	
1	1		GF	PIC)11_E	DG	E1		F	RW		0x	0	Se	lect	s Le	vel d	or Ec	lge i	inter	rupt	dete	ectio	n, d	eper	nding	g on	*ED	GE	0	
1	0		GF	PIC	010_E	DG	E1		F	RM		0x	:0	Se	lect	s Le	vel d	or Ec	lge i	inter	rupt	dete	ectio	n, d	eper	nding	g on	*ED	GE	0	
g)		G	PIC	29_EI	DGE	1		F	RW		0x	0	Se	lect	s Le	vel d	or Ec	lge i	inter	rupt	dete	ectio	n, d	eper	nding	g on	*ED	GE	0	
8	3		G	PIC	D8_EI	DGE	E1		F	RM		0x	0	Se	lect	s Le	vel d	or Ec	lge i	inter	rupt	dete	ectio	n, d	eper	nding	g on	*ED	GE	0	
7	,		G	PIC	D7_EI	DGE	1		F	RM		0x	0	Se	lect	s Le	velo	or Ec	lge i	inter	rupt	dete	ectio	n, d	eper	nding	g on	*ED	GE	0	
6	6		G	PIC	D6_EI	DGE	1		F	RM		0x	0	Se	lect	s Le	velo	or Ec	lge i	inter	rupt	dete	ectio	n, d	eper	nding	g on	*ED	GE	0	
5	5		G	PIC	D5_EI	DGE	1		F	RM		0x	0	Se	lect	s Le	velo	or Ec	lge i	inter	rupt	dete	ectio	n, d	eper	nding	g on	*ED	GE	0	
4	ŀ		G	PIC	D4_EI	DGE	E1		F	RM		0x	0	Se	lect	s Le	vel d	or Ec	lge i	inter	rupt	dete	ectio	n, d	eper	nding	g on	*ED	GE	0	
3:	0			R	eserv	ed						0x	0																		

Table 73 GPIO_EDGE1 Register

GPIO_INT_CTRL – GPIO INTERRUPT CONTROL REGISTER

											GP			PIO							SIS	TE	२													
Addre	ss =	0xF	=00	94_0	01	8																					De	efa	ult	val	ue	= 0;	x0	000	_00	000
31 30	29	28	2	7 2	6	25	24	23	22	21	20) 19	18	17	10	6 1	5	14	1:	3 1	2	11	10	ç	8	;	7	(6	5	4	3		2	1	0
BITS	ACCESS VALU																					FII	ELD	D	ESC	RI	PTI	10	N							
31:29	29 Reserved 0x0																																			
28	GPIO28_INT_ENA RW 0x														nat	oles	GP	2019	28	as a	an	inp	ut to	b th	e Gl	PIC) In	nte	errup	t lo	ogic					
27:24	4 Reserved 0x0																																			
23															nat	oles	GP	2019	23	as a	an	inp	ut to	b th	e Gl	PIC) In	nte	errup	t lo	ogic					
22		GP	102	22_I	NT	_Е	NA		ŀ	٦W		0	x0	Er	nat	oles	GP	201	22	as a	an	inp	ut to) th	e Gl	PIC) In	nte	errup	t lo	ogic					
21:20			R	ese	rve	ed						0	x0																							
19		GP	10	19_I	NT	_Е	NA		F	RW		0	x0	Er	nat	oles	GP	'01'	19	as a	an	inp	ut to	b th	e Gl	PIC) In	nte	errup	t lo	ogic					
18		GP	10	18_I	NT	_Е	NA		F	RW		0	x0	Er	nat	oles	GP	'01'	18	as a	an	inp	ut to	b th	e Gl	PIC) In	nte	errup	t lo	ogic					
17		GP	10	17_I	NT	_Е	NA		ŀ	٦W		0	x0	Er	nat	oles	GP	'01'	17	as a	an	inp	ut to	b th	e Gl	PIC) In	nte	errup	t lo	ogic					
16:15			R	ese	rve	ed						0	x0																							
14		GP	10	14_I	NT	_Е	NA		ŀ	٦W		0	x0	Er	nat	oles	GP	°10	14	as a	an	inp	ut to) th	e Gl	PIC) In	nte	errup	t lo	ogic					
13		GP	10	13_I	NT	_Е	NA		ŀ	٦W		0	x0	Er	nat	oles	GP	'01'	13	as a	an	inp	ut to	b th	e Gl	PIC) In	nte	errup	t lo	ogic					
12		GP	10	12_I	NT	_Е	NA		ŀ	٦W		0	x0	Er	nat	oles	GP	'01'	12	as a	an	inp	ut to	b th	e Gl	PIC) In	nte	errup	t lo	ogic					
11		GP	10	11_I	NT	_Е	NA		F	٦W		0	x0	Er	nat	oles	GP	°10	11	as a	an	inp	ut to	h th	e Gl	PIC) In	nte	errup	t lo	ogic					
10		GP	10	10_I	NT	<u> </u>	NA		F	٦W		0	x0	Er	nat	oles	GP	910 <i>°</i>	10	as a	an	inp	ut to	b th	e Gl	PIC) In	nte	errup	t lo	ogic					
9		GF	PIO	9_11	NT	_EN	A		F	٦W		0	x0	Er	nat	oles	GP	2019	9 a	is ai	n ir	nput	to t	the	GP	10	Inte	er	rupt	loç	gic					
8		GF	PIO	11_8	NT	_EN	A		F	٦W		0	x0	Er	nat	oles	GP	00	8 a	is ai	n ir	nput	to t	the	GP	10	Inte	er	rupt	loç	gic					
7		GF	٥l	7_1	NT	_EN	٨I		F	٦W		0	x0	Er	nat	oles	GP	019	7 a	is ai	n ir	nput	to t	the	GP	10	Inte	er	rupt	loç	gic					
6		GF	PIO	6_11	NT.	_EN	A		F	RW		0	x0	Er	nat	oles	GP	00	6 a	as ai	n ir	nput	to t	the	GP	10	Inte	er	rupt	loç	gic					



PD, Rev 4.1, August 2013

										(GPI			PIO RUF	_	_			EGIS	STE	R										
A	dress = 0xF004_0018																						De	faul	t va	lue	= 02	x000	0_0	000	
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15															15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
в	TS		F	IELI	D N/	AME			S AC	S/W Ces	s	RES VAL								FI	ELD	DE	SCR	IPT	ION						
	5 GPIO5_INT_ENA RW 0x0 Enables														es G	PIO	5 as	an i	nput	t to t	he C	SPIC) Inte	errup	ot log	gic					
	4 GPIO4_INT_ENA RW 0x0 Enables														es G	PIO	4 as	an i	npu	t to t	he C	SPIC) Inte	errup	ot log	gic					
3	:0			Re	serv	ed						0x	:0																		

Table 74 GPIO_INT_CTRL Register

GPIO_INT_CLR – GPIO INTERRUPT CLEAR REGISTER

										GI	PIO II		i PIC RRL	_	_				STEI	R													
Addre	ss =	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 S/W RESET																						De	əfa	ault	va	lue	= 0)	k 0	000_	00	00
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1	3 12	2 1'	1 1	0	9	8	7	(6	5	4	3	4	2 1		0
BITS	FIELD NAME S/W RESET ACCESS VALUE																		F	IEL	D	DES	SCF	RIPT	10	N							
31:29	Reserved 0x0																																
28															1' to	clea	ar	GPIC	028	inte	erru	pt (GPI	0_II	NΤ	Г28_	_S ⁻	TS)					
27:24	GPIO28_INT_CLR WO 0x0 Write '1 Reserved 0x0																																
23		GP	023	_IN	T_C	LR		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	023	inte	erru	pt (GPI	O_II	NΤ	Г23_	_S ⁻	TS)					
22		Reserved 0x0 GPIO23_INT_CLR WO 0x0 GPIO22_INT_CLR WO 0x0 Write '1' to clear GPIO22)22	inte	erru	pt (GPI	0_I	NΤ	Г22_	_S ⁻	TS)							
21:20			Res	erv	ed						0x	0																					
19		GP	IO19_	_IN	T_C	LR		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	D19	inte	erru	pt (GPI	019)_I	INT_	_S ⁻	TS)					
18		GPI	018	_IN	T_C	LR		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	D18	inte	erru	pt (GPI	018	3_I	INT_	_S	TS)					
17		GP	017	_IN	T_C	LR		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	017	inte	erru	pt (GPI	017	<u>_</u>	INT_	_S ⁻	TS)					
16:15			Res	erv	ed						0x	0																					
14		GPI	014	_IN	T_C	LR		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	014	inte	erru	pt (GPI	014	↓_	INT_	_S ⁻	TS)					
13		GP	013	_IN	T_C	LR		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	013	inte	erru	pt (GPI	013	3_I	INT_	_S ⁻	TS)					
12		GPI	012	_IN	T_C	LR		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	012	inte	erru	pt (GPI	012	<u>2_</u> I	INT_	_S ⁻	TS)					
11		GP	011	_IN	T_C	LR		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	D11	inte	erru	pt (GPI	011	L_I	INT_	_S ⁻	TS)					
10		GP	010	_IN	T_C	LR		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	D10	inte	erru	pt (GPI	010)_l	INT_	_S ⁻	TS)					
9			909	•	_			V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	09 ir	nter	rup	t (G	PIC)9_I	NT	Γ_S	ΤS)					
8			901 <u>9</u>					V	VO		0x	0	-					GPIC			<u> </u>	`		-		-		/					
7		GP	107_	INT	ſ_CI	R		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	D7 ir	nter	rup	t (G	PIC)7_II	NT	Г_S	ΤS)					
6		GP	106_	INT	ſ_CI	R		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	D6 ir	nter	rup	t (G	PIC	06_II	NT	r_s	ΤS)					
5		GP	105_	INT	ſ_CI	R		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	D5 ir	nter	rup	t (G	PIC)5_II	NT	r_s	ΤS)					
4		GP	104_		r_ci	R		V	VO		0x	0	Wr	ite '	1' to	clea	ar	GPIC	D4 ir	nter	rup	t (G	PIC	04_II	NT	г_s ⁻	ΤS)					
3:0			Res	erv	ed						0x	0																					

Table 75 GPIO_INT_CLR Register



		G		PIO_INT_MSK RRUPT MASK REGISTER
Addres	ss = 0xF004_0020			Default value = 0xFFFFFFFF
31 30	29 28 27 26 25 24 23			17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:29	Reserved		0x7	
28	GPIO28_INT_MSK	RW	0x1	Selects whether GPIO28 interrupt is masked. A masked interrupt will not trigger the GPIO28_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
27:24	Reserved		0xF	
23	GPIO23_INT_MSK	RW	0x1	Selects whether GPIO23 interrupt is masked. A masked interrupt will not trigger the GPIO23_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
22	GPIO22_INT_MSK	RW	0x1	Selects whether GPIO22 interrupt is masked. A masked interrupt will not trigger the GPIO22_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
21:20	Reserved		0x3	
19	GPIO19_INT_MSK	RW	0x1	Selects whether GPIO19 interrupt is masked. A masked interrupt will not trigger the GPIO19_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
18	GPIO18_INT_MSK	RW	0x1	Selects whether GPIO18 interrupt is masked. A masked interrupt will not trigger the GPIO18_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
17	GPIO17_INT_MSK	RW	0x1	Selects whether GPIO17 interrupt is masked. A masked interrupt will not trigger the GPIO17_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
16:15	Reserved		0x3	
14	GPIO14_INT_MSK	RW	0x1	Selects whether GPIO14 interrupt is masked. A masked interrupt will not trigger the GPIO14_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
13	GPIO13_INT_MSK	RW	0x1	Selects whether GPIO13 interrupt is masked. A masked interrupt will not trigger the GPIO13_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
12	GPIO12_INT_MSK	RW	0x1	Selects whether GPIO12 interrupt is masked. A masked interrupt will not trigger the GPIO12_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
11	GPIO11_INT_MSK	RW	0x1	Selects whether GPIO11 interrupt is masked. A masked interrupt will not trigger the GPIO11_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
10	GPIO10_INT_MSK	RW	0x1	Selects whether GPIO10 interrupt is masked. A masked interrupt will not trigger the GPIO10_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.

GPIO_INT_MSK – GPIO INTERRUPT MASK REGISTER



											G	PIO				INT.			K REGIS	STE	ER													
Addre	ess = 0xF004_0020 0 29 28 27 26 25 24 23 22 21 20 19 18 17 1 FIELD NAME S/W RESET																								D	efa	ault	va	lue	= 0	хF	FFF_	FF	FF
31 30	S/W RESET														16	6 15	14		13 1	2	11	10	9	8	7	7	6	5	4	3	3	2	1	0
BITS	TS FIELD NAME S/W RESET ACCESS VALUE																			FIE	ELD	DE	ESC	RIP	TI	ON								
9	ACCESS VALUE														er the D_IN⁻	e GP Γ_VE		09_IN CT log	IT_ gic.	STS										errı	upt wi	ll n	iot	
8		GP	108	3_IN	т_м	SK	ζ.		R	W		0x	:1	trią GF	gge PIC	er the	e GP Γ_VE		r GPI D8_IN CT log = Mas	IT_ gic.	STS										errı	upt wi	ll n	iot
7		GP	107	7_IN	T_M	SK	(R	w		0x	:1	Se triç GF	eleo gge PIC	cts w er the D_INT	heth e GP Γ_VE	er IC	r GPI D7_IN CT log = Mas	O7 IT_ gic.	inte STS										erru	upt wi	ll n	ot
6		GP	106	6_IN	T_M	SK	(R	w		0x	:1	Se triç GF	eleo gge PIC	cts w er the D_INT	heth e GP Γ_VE	er IC	r GPI D6_IN CT loo = Mas	O6 IT_ gic.	inte STS										erru	upt wi	ll n	ot
5		GP	10	5_IN	T_M	SK	C		R	w		0x	:1	trią GF	gge PIC	er the	e GP Γ_VE		r GPI D5_IN CT log = Mas	IT_ gic.	STS										errı	ıpt wi	ll n	ot
4		GP	104	1_IN	T_M	SK	C		R	w		0x	:1	trią GF	gge PIC	er the	e GP Γ_VE		r GPI D4_IN CT log = Mas	IT_ gic.	STS										errı	ıpt wi	ll n	ot
3:0			R	eser	ved							0x	Έ																					

Table 76 GPIO_INT_MSK Register

GPIO_INT_VECT – GPIO INTERRUPT VECTOR REGISTER

											GP			PIO RRU	_	_				ISTE	R											
Ad	Address = 0xF004_0024 Visit 1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15																						C	efa	ult	t val	ue	= 0	x00	00_	0000	
31	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 1 S/W RESET														15	14	13	1	2 11	10	9	8	7	(6	5	4	3	2	1	0	
BITS FIELD NAME S/W ACCESS RESET VALUE FIELD DESCRIPTION 31:5 Reserved 0x000_																																
BITS FIELD NAME ACCESS VALUE FIELD DESCRIPTION																																
4:	0		GP	11_0I	NT_	VEC	СТ		F	२०		0x(00	GF Hig bit rep hig 0x 0x	PIO_ ghes pos ores ghes 00 = 04 = 05 =	INT ition ente t pri No GP	_ST ority of t d in ority inte IO4	S re is he the , an rrup	egis imp GP co nd t	•	nted IT_S of GI	as t TS r PIO_	the reg _IN	inte ister T_V	rrup . Th EC ⁻	ot ir ne s T -	n the sam the	e lo e p GP	west riorit 2104	-nur y is	nbe	ered

Table 77 GPIO_INT_VECT Register



										GP					_INT				STE	R												
Addre	GPIO INTERRUPT STA gess = 0xF004_0028 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15																							D	efa	ault	t va	lue	= 0;	k0 (000_0	0000
31 30	FIELD NAME S/W RESET															14		13 12	2 1	1 1	10	9	8	7		6	5	4	3	2	2 1	0
BITS	G FIELD NAME ACCESS VALUE																		I	FIEI	LD	DE	SCF	RIPT	ΓIC	ON						
31:29																																
28															028 li	nterr	up	pt Sta	tus													
27:24																																
23		GP	023	_IN	T_S	TS		F	RO		0x	0	GF	PIC	023 li	nterr	up	pt Sta	tus													
22		GP	022	_IN	T_S	TS		F	RO		0x	0	GF	PIC	022 li	nterr	up	pt Sta	tus													
21:20			Res	erv	ed						0x	0																				
19		GP	019	_IN	T_S	TS		F	RO		0x	0	GF	PIC	019 li	nterr	up	pt Sta	tus													
18		GP	018	_IN	T_S	TS		F	RO		0x	0	GF	PIC	D18 lı	nterr	up	pt Sta	tus													
17		GP	017	_IN	T_S	TS		F	RO		0x	0	GF	PIC	017 li	nterr	up	pt Sta	tus													
16:15			Res	erve	ed						0x	0																				
14		GP	014	_IN	T_S	TS		F	RO		0x	0	GF	PIC	014 li	nterr	up	pt Sta	tus													
13		GP	013	_IN	T_S	TS		F	RO		0x	0	GF	PIC	013 lı	nterr	up	pt Sta	tus													
12		GP	012	_IN	T_S	TS		F	RO		0x	0	GF	PIC	012 li	nterr	up	pt Sta	tus													
11		GP	011	_IN	T_S	TS		F	RO		0x	0	GF	PIC	011 li	nterr	up	pt Sta	tus													
10		GP	010	_IN	T_S	TS		F	RO		0x	0						pt Sta														
9		GF	109_	INT	r_s1	ΓS		F	RO		0x	0	GF	PIC	D9 Int	erru	pt	t Statu	IS													
8		GF	108_	INT	r_s1	ΓS		F	RO		0x	0	-				<u> </u>	t Statu														
7		GF	107_	INT	Γ_S1	ΓS		F	RO		0x	0	GF	PIC	D7 Int	erru	pt	t Statu	IS													
6			106_	-	-			F	RO		0x	0	-				<u> </u>	t Statu														
5		GF	105_	INT	r_s1	ΓS		F	RO		0x	0	GF	PIC	D5 Int	erru	pt	t Statu	IS													
4		GF	104_	INT	r_s1	rs		F	RO		0x	0	GF	PIC	D4 Int	erru	pt	t Statu	IS													
3:0			Res	erve	ed						0x	0																				

GPIO_INT_STS – GPIO INTERRUPT STATUS REGISTER

Table 78 GPIO_INT_STS Register



INTERRUPT CONTROLLER (IRQC) MODULE

BASE ADDRESS 0xF005_0000

INTERRUPT CONTROLLER (IRQC) FEATURES

- 10 interrupt inputs from peripheral modules, including cascaded GPIO input
- De-bounced input from the STANDBY pin
- Register control of the IRQ output pin
- 2 register-controlled software interrupts
- Configurable interrupt logic using edge or level detection
- Individual Mask control for each interrupt
- Configurable FIRQ_N output to the Wake-Up FSM
- Configurable IRQ_N and FIRQ_N outputs to the Wake-Up FSM and HiFi EP[™] DSP Core

The IRQC module supports 11 inputs, comprising Interrupt signals from peripheral modules (eg. I2C <u>Module)</u>, the cascaded input from the GPIO module, and also the de-bounced input from the <u>STANDBY</u> pin.

Any of the inputs may be selected as interrupt sources for the IRQC module, and used to generate the IRQ_N and FIRQ_N outputs to the HiFi EP^{TM} . A priority-encoded readback is available on the occurrence of an IRQ_N or FIRQ_N interrupt.

The FIRQ_N ('Fast Interrupt) signal is also an input to the CCM module, providing a configurable 'Wakeup' control signal.

Note that many of the peripheral module interrupt signals are also independently provided as direct inputs to the HiFi EP^{TM} .

The IRQC module provides software capability to generate user-defined interrupts to the HiFi EP^{TM} and also to directly control the IRQ output pin logic level.

The inputs and outputs of the IRQC module are illustrated in Figure 15.

INPUT / OUTPUT CONTROL

Each signal described in the IRQC_DIR must be configured as an input or as an output. The software interrupts (bits [15:14] and the \overline{IRQ} output (bit [0]) should be configured as outputs. All other bits should be configured as inputs.

The logic level each input is observable after de-metastability logic and inversion logic by reading IRQC_IN. When input inversion is selected (using IRQC_INV), value read from IRQC_IN will be the opposite logic level from the signal source.

In the case of output signals, these are controlled by the respective IRQC_OUT register bits. Note that these outputs are not affected by the IRQC_INV bits.

LEVEL/EDGE INTERRUPT CONTROL

The interrupt inputs are configured as level sensitive or edge sensitive using the IRQC_EDGE1 and IRQC_EDGE0 registers.

In Level-sensitive configuration, the interrupt is asserted when the applicable logic level is detected. Active High is selected when IRQC_INV=0; Active Low is selected when IRQC_INV=1. Note that the interrupt cannot be cleared whilst the Active logic level is present (and unmasked) on the respective IRQC input.

In Edge-sensitive configuration, the interrupt is asserted when the applicable logic transition is detected. This may be the rising (leading) edge, falling (trailing) edge, or both edges. The active edge(s) will cause the respective IRQC_IRQ_STS and/or IRQC_FIRQ_STS bit to be set (as controlled by the respective mask bits). Note that the active edge(s) are inverted when IRQC_INV=1.



In each case, the interrupt status bits in the IRQC_IRQ_STS and IRQC_FIRQ_STS registers are latching bits, and are only cleared when a '1' is written to the respective bit in the IRQC_INT_CLR register. To observe successive interrupts, the IRQC_IRQ_STS and/or IRQC_FIRQ_STS bits must be cleared before another interrupt event can be registered.

To avoid false interrupts, the input signals must be in their respective de-asserted logic states when the interrupts are enabled. Note that the input inversion must be considered when determining the de-asserted logic state.

When a rising-edge interrupt is enabled and unmasked, the corresponding interrupt status will be asserted if the relevant input signal is logic 1. Similarly, when a falling-edge interrupt is enabled and unmasked, the corresponding interrupt status will be asserted if the relevant input is logic 0. In other words, the behaviour is effectively level-triggered at the point when the interrupt is initially configured.

If necessary, the interrupt service routines should take account of the behaviour described above, and should clear the respective interrupt(s) immediately after they are enabled, before they are unmasked.

The control sequence below is recommended to ensure false interrupts are avoided.

- Mask the interrupt using the mask bits in IRQC_IRQ_MSK and IRQC_FIRQ_MSK
- Configure the IRQC interrupt registers (including the enable bits in IRQC_INT_CTRL)
- Clear the interrupt using the IRQC_INT_CLR register
- Unmask the interrupt using IRQC_IRQ_MSK and IRQC_FIRQ_MSK

IRQC MODULE INTERRUPTS

An input is considered part of the interrupt system when the associated enable bit in IRQC_INT_CTRL is set. The register is cleared at reset. Consequently, no input signals are considered interrupt sources at reset.

The interrupt inputs are configured as level sensitive or edge sensitive using the IRQC_EDGE1 and IRQC_EDGE0 registers.

Each input may be individually masked from the IRQ_N interrupt structure by setting the corresponding IRQC_IRQ_MSK bit. The Mask bits are set by default, so the IRQ_N interrupt structure is disabled until the corresponding bit is enabled (using IRQC_INT_CTRL) and unmasked (using IRQC_IRQ_MSK).

Each input may be individually masked from the FIRQ_N interrupt structure by setting the corresponding IRQC_FIRQ_MSK bit. The Mask bits are set by default, so the FIRQ_N interrupt structure is disabled until the corresponding bit is enabled (using IRQC_INT_CTRL) and unmasked (using IRQC_FIRQ_MSK).

When a valid level or edge is detected on an interrupt input, the corresponding IRQC_IRQ_STS and/or IRQC_FIRQ_STS bit is set (provided that the corresponding input is enabled and unmasked on the respective IRQ_N or FIRQ_N structure). The status (_STS) bits are latching bits, and are only cleared when a '1' is written to the respective bit in the IRQC_INT_CLR register.

The IRQC_IRQ_STS register provides readback of all the enabled and unmasked interrupts that are unmasked on IRQ_N structure. The IRQC_IRQ_VECT register provides a readback of the single, highest priority unmasked & asserted IRQ_N interrupt.

The IRQC_FIRQ_STS register provides readback of all the enabled and unmasked interrupts that are unmasked on FIRQ_N structure. The IRQC_FIRQ_VECT register provides a readback of the single, highest priority unmasked & asserted FIRQ_N interrupt.

Note that 'highest priority' is implemented as the interrupt in the lowest-numbered bit position of the IRQC_IRQ_STS or IRQC_FIRQ_STS register. For example, the GPIO Interrupt (in bit [1]), is given higher priority than the SPI Interrupt (in bit [2]).

When one or more bit in the IRQC_IRQ_STS register is set, the IRQ_N input to the HiFi EP^{TM} is asserted. When one or more bit in the IRQC_FIRQ_STS register is set, the FIRQ_N input to the HiFi EP^{TM} is asserted. The IRQ_N and FIRQ_N signals are Active Low; these signals are inverted (Active High) as inputs to the HiFi EP^{TM} Core.

The IRQC interrupt control registers are illustrated in Figure 32.





Figure 32 IRQC Interrupts



ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	IRQC_OUT	IRQ Output	0x0000_0000
Base + 0x04	IRQC_IN	IRQ Input	Undefined
Base + 0x08	IRQC_DIR	IRQ Direction	0x0000_0000
Base + 0x0C	IRQC_INV	IRQ Inversion	0x0000_0000
Base + 0x10	IRQC_EDGE0	IRQ Edge Detection 0	0x0000_0000
Base + 0x14	IRQC_EDGE1	IRQ Edge Detection 1	0x0000_0000
Base + 0x18	IRQC_INT_CTRL	IRQ Interrupt Control	0x0000_0000
Base + 0x1C	IRQC_INT_CLR	IRQ Interrupt Clear	0x0000_0000
Base + 0x20	IRQC_IRQ_MSK	IRQ Interrupt Mask	0xFFFF_FFF
Base + 0x24	IRQC_IRQ_VECT	IRQ Interrupt Vector	0x0000_0000
Base + 0x28	IRQC_IRQ_STS	IRQ Interrupt Status	0x0000_0000
Base + 0x2C	IRQC_FIRQ_MSK	IRQ Fast Interrupt Mask	0xFFFF_FFFF
Base + 0x30	IRQC_FIRQ_VECT	IRQ Fast Interrupt Vector	0x0000_0000
Base + 0x34	IRQC_FIRQ_STS	IRQ Fast Interrupt Status	0x0000_0000

IRQC MODULE REGISTER MAP

Table 79 IRQC Register Definition

IRQC_OUT – IRQ OUTPUT REGISTER

										IRQ					STE	R													
Addre	ss = 0xF	005_0	0000																		De	əfa	ult	valu	e :	= 0x	0000	0_0	000
31 30	29 28	27 2	26 28	5 24	4 23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	6	5 4	1	3	2	1	0
BITS							<u> </u>		DE	-	RIP		1					L		<u>, </u>									
31:16																													
15																leve	l of t	he S	W	_INT:	2 sig	nal							
14	SW_INT2_OUT RW 0x0 Controls the logic level of the SW_INT2 signal SW_INT1_OUT RW 0x0 Controls the logic level of the SW_INT1 signal RW 0x0 Reserved - set to 0 only																												
13	SW_INT1_OUT RW 0x0 Controls the logic level of the SW_INT1 signal RW 0x0 Reserved - set to 0 only																												
12																													
11						F	RM		0>	(0	Re	eser	ved -	- set	to () on	ly												
10						F	RW		0>	(0	Re	eser	ved -	- set	to () on	ly												
9						F	RW		0>	(0	Re	eser	ved -	- set	to () on	ly												
8						F	RW		0>	(0	Re	eser	ved -	- set	to () on	ly												
7						F	RM		0>	(0	Re	eser	ved -	- set	to () on	ly												
6						F	RM		0>	(0	Re	eser	ved -	- set	to () on	ly												
5						F	RM		0>	(0	Re	eser	ved -	- set	to () on	ly												
4						F	RW		0>	(0	Re	eser	ved -	- set	to () on	ly												
3						F	RW		0>	(0	Re	eser	ved -	- set	to () on	ly												
2						F	RW		0>	(0	Re	eser	ved -	- set	to () on	ly												
1						F	RW		0>	(0	Re	eser	ved -	- set	to () on	ly												
0	IF	RQ_IN	T_0	UT		F	RW		0>	(0	Co	ontro	ols th	e lo	gic I	leve	l of t	he IF	RQ	signa	ıl (ex	ter	mal	pin)					

Table 80 IRQC_OUT Register



IRQC_IN IRQ INPUT REGISTER Address = 0xF005_0004 Default value = 0x000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2																_		т	ER														
Addı	ess	=	0xF	00	5_00	04																			De	fa	ult v	alue	=	: 0x	0000	_0	000
31 3	0 29	9	28	2	7 26	25	24	23	22	21	20) 19	18	1	7 16	3 15	14		13 12	11	10		9 8	3	7	6	5	4		3	2	1	0
BITS	;				FIEL NAM				-	/W CES	s	RES VAI					<u> </u>				DI				ON								
31:16	3			R	eserv	/ed						0>	:0																				
15									F	RO		0>	:0	I	Rese	erved	- rea	ad	ls bacl	(0 o	nly												
14								F	RO		0>	0	1	Rese	erved	- rea	ad	ls bacl	00	nly													
13	12 Reserved 0x0																																
12	Reserved 0x0 TMR2_INT_IN RO 0x0 Indicates the TMR2 (Timer 2) Interrupt logic level. Readback is a																																
11	TMR2_INT_IN RO 0x0 Indicates the TMR2 (Timer 2) Interrupt logic level. Readback is metastability logic and IRQC_INV inversion (if applicable). Indicates the TMR1 (Timer 1) Interrupt logic level. Readback is Indicates the TMR1 (Timer 1) Interrupt logic level. Readback is															is af	ter	de-															
10	TMR2_INT_IN RO UX0 metastability logic and IRQC_INV inversion (if a logicates the TMR1 (Timer 1) Interrupt logic lay																			is af	ter	de-											
9			[DM	A_IN	T_IN	1		F	RO		0>	:0						VA Inte jic and														
8			٧	٧D	T_IN		1		F	२०		0>	:0						DT (W ability I							•							is
7			S	TE	BY_IN	11_TI	N		F	२०		0>	:0						FANDE jic and												ter d	e-	
6				120	С_INT	r_in			F	२०		0>	:0						C Inter _INV ir	•	•						ck is	afte	r d	e-m	netas	tab	ility
5			ŀ	٩IF	2_IN	T_IN	1		F	२०		0>	:0						F2 Inte ic and			·											
4			ŀ	٩IF	1_IN	T_IN	1		F	२०		0>	:0						F1 Inte ic and		-	-											
3			U	IAF	RT_IN	11_TI	N		F	२०		0>	:0						ART In jic and) -		
2				SF	ראו_וי	Γ_IN			F	२०		0>	:0						Pl Inter jic and	•	-												
1			Ģ	θPI	IO_IN	IT_IN	N		F	२०		0>	:0						PIO Int jic and			•									-		
0									F	RO		0>	0	1	Rese	erved	- rea	ad	ls bacl	(0 o	nly												

IRQC_IN - IRQ INPUT REGISTER

Table 81 IRQC_IN Register

IRQC_DIR - IRQ DIRECTION REGISTER

												IR	RQ D		RQC CTIC	_		ISTE	ER												
Ac	dres	ss =	0xF	005	5_0	800																		De	efau	lt va	alue	= 0	x00	00_	0000
31	30	29	28	27	26	6 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 1 BITS FIELD S/W RESET NAME ACCESS VALUE																				DE	FIE SCF	eld Ript		1						
31	:16			Re	ser	ved						0x	:0																		
1	5		S	W_I	NT	2_DI	R		F	RW		0x	:0	Se	elects	s the	e SV	V_IN	T2 s	igna	al dir	ectic	on. 1	1 = c	outpu	ut.					
1	4		S	W_I	NT	1_DI	R		F	RW		0x	:0	Se	elects	s the	e SV	V_IN	T1 s	igna	al dir	ectic	on. 1	1 = c	outpu	ut.					
1	3			Re	ser	ved						0x	:0																		



												IF	Q D			C_D		ISTE	ER													
Ad	dres	ss =	0xF	005_0	000	08																		D	efau	ılt v	'al	ue	= 0>	000	0_0	000
31	30	29	28	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	5	4	3	2	1	0
Bľ	TS	NAME ACCESS VALUE DESCRIPTION															1															
1	2	Reserved 0x0																														
1	1	TMR2_INT_DIR RW 0x0 Selects the TMR2 (Timer 2) Interrupt direction. 0 = input.																														
1	0	TMR2_INT_DIR RW 0x0 Selects the TMR2 (Timer 2) Interrupt direction. 0 = input.																														
ę)		D	II_AM	NT	_DIF	R		F	RW		0x	0	Se	elect	s the	₽DN	1A In	nterr	upt o	direc	tio	n. 0 =	= inp	out.							
8	3		W	/DT_II	NT.	_DII	R		F	RW		0x	0	Se	elect	s the	e WE	DT (V	Nato	chdo	g Ti	me	er) Int	erru	ıpt d	irec	tio	on. 0) = ir	nput.		
7	7		S	ГВҮ_І	NT	_DI	R		F	RW		0×	0	Se	elect	s the	s ST	AND	DBY	Inte	errup	ot d	lirecti	on.	0 = i	inpι	ut.					
6	6		Ľ	2C_IN	Τ_	DIR	R		F	RW		0×	0	Se	elect	s the	e 120	C Inte	errup	pt di	recti	on.	. 0 = i	inpι	ıt.							
Ę	5		Α	IF2_I	٦L	_DIF	٦		F	RW		0x	:0	Se	elect	s the	e Alf	2 In	terru	upt c	lirec	tior	n. 0 =	: inp	out.							
2	ł		Α	IF1_I	٦L	_DIF	٦		F	RW		0x	:0	Se	elect	s the	e Alf	=1 In	terru	upt c	lirec	tior	n. 0 =	: inp	out.							
3	3		UA	ART_I	NT	L_DI	R		F	RW		0x	0	Se	elect	s the	e UA	RT I	Inter	rupt	dire	ectio	on. 0	= ir	nput.							
2	2		S	SPI_IN	IT_	DIR	2		F	RM		0x	0	Se	elect	s the	SP	l Inte	erru	pt di	recti	on.	. 0 =	inpι	ut.							
			G	PIO_I	NT	_DI	R		F	RW		0x	0	Se	elect	s the	e GF	II Ol	nteri	rupt	dire	ctic	on. 0	= in	put.							
()		IF	RQ_IN	IT_	_DIF	2		F	RW		0x	0	Se	elect	s the	R	סע גייטס ב	tput	pin	dired	ctic	on. 1	= οι	utput	t.						

Table 82 IRQC_DIR Register

IRQC_INV – IRQ INVERSION REGISTER

			IRQ IN	IRQC_INV IVERSION REGISTER
Addre	ss = 0xF005_000C			Default value = 0x0000_000
31 30	29 28 27 26 25 24 23	22 21 20) 19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:16	Reserved		0x0	
15		RW	0x0	Reserved - set to 0 only
14		RW	0x0	Reserved - set to 0 only
13	Reserved		0x0	
12	Reserved		0x0	
11	TMR2_INT_INV	RW	0x0	Selects the TMR2 (Timer 2) Interrupt input inversion. 0 = no inversion. 1 = inversion.
10	TMR1_INT_INV	RW	0x0	Selects the TMR1 (Timer 1) Interrupt input inversion. 0 = no inversion. 1 = inversion.
9	DMA_INT_INV	RW	0x0	Selects the DMA Interrupt input inversion. 0 = no inversion. 1 = inversion.
8	WDT_INT_INV	RW	0x0	Selects the WDT (Watchdog Timer) Interrupt input inversion. 0 = no inversion. 1 = inversion.
7	STBY_INT_INV	RW	0x0	Selects the $\overline{\text{STANDBY}}$ Interrupt input inversion. 0 = no inversion. 1 = inversion.
6	I2C_INT_INV	RW	0x0	Selects the I2C Interrupt input inversion. 0 = no inversion. 1 = inversion.
5	AIF2_INT_INV	RW	0x0	Selects the AIF2 Interrupt input inversion. 0 = no inversion. 1 = inversion.
4	AIF1_INT_INV	RW	0x0	Selects the AIF1 Interrupt input inversion. 0 = no inversion. 1 = inversion.



PD, Rev 4.1, August 2013

											IR	Q II			C_IN		ISTE	ER												
A	ddro	IS FIELD S/W RESET NAME ACCESS VALUE																					De	faul	t va	alue	= 0;	<000	0_0	000
31																14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	BITS FIELD S/W RESET NAME ACCESS VALUE															•				DE	FIE SCR		ION							•
	3		UA	ART_IN	T_IN	V		F	RW		0x	0							•	•	ut inv	ersi	on.							
	2		S	SPI_INT	_IN\	/		F	RW		0x	0			cts the o inve			•		•	nvers	ion	-							
	1		G	PIO_IN	T_IN	V		F	RW		0x	0			cts the o inve				•	•	t inve	ersio	on.							
	0							F	RW		0x	0	Re	ese	rved ·	- set	to 0	only	y											

Table 83 IRQC_INV Register

EDGE DETECTION

The interrupt inputs are configured as level sensitive or edge sensitive using the IRQC_EDGE1 and IRQC_EDGE0 registers, as described in Table 84.

IRQC_EDGE1	IRQC_EDGE0	DESCRIPTION
0	0	Level Sensitive
0	1	Leading Edge
1	0	Trailing Edge
1	1	Dual Edge Interrupt

Table 84 IRQC Edge Detection Control

In Level-sensitive configuration, the interrupt is asserted when the applicable logic level is detected. Active High is selected when IRQC_INV=0; Active Low is selected when IRQC_INV=1. Note that the interrupt cannot be cleared whilst the Active logic level is present (and unmasked) on the respective IRQC input.

In Edge-sensitive configuration, the interrupt is asserted when the applicable logic transition is detected. This may be the rising (leading) edge, falling (trailing) edge, or both edges. The active edge(s) will cause the respective IRQC_IRQ_STS and/or IRQC_FIRQ_STS bit to be set (as controlled by the respective mask bits). Note that the active edge(s) are inverted when IRQC_INV=1.



												IF	RQ E				_Е ЕСТІ				GIS	STE	ER														
Addres	ss =	0xl	F00)5_	001	10																						De	fa	ult	val	ue	= 0:	x0	000	_00	000
31 30	29	28	2	7	26	25	24	4 2	23	22	21	20	19	18	17	1	6 1	5	14	13	3 1:	2	11	10	9	8	3	7	6	;	5	4	3	2	2	1	0
BITS						-				S ACC	/W CES	s	RES VAL											DE		IEL RIF		ION					I				
31:16	Reserved 0x0 RW 0x0																																				
15																																					
14	RW 0x0 Reserved - set to 0 only																																				
13	Reserved 0x0																																				
12																																					
11		тм	R2_	_IN	IT_I	EDO	GE	0		R	W		0x	0	S	ele	cts I	_ev	el c	or E	Edge	e in	nter	rupt	de	tec	tior	n, de	ер	enc	ding	j on	*ED)G	E1		
10		TM	R1_	_IN	IT_I	EDO	GE	0		R	W		0x	0	S	ele	cts I	_ev	el c	or E	Edge	e in	nter	rupt	de	tec	tior	n, de	ер	enc	ding	j on	*EC)G	E1		
9		DN	1A_	IN	T_E	EDG	SE()		R	W		0x	0	S	ele	cts I	_ev	el c	or E	Edge	e in	nter	rupt	de	tect	tior	n, de	ер	enc	ling	j on	*EC)G	E1		
8		WE)T_	IN	T_E	EDG	GE()		R	W		0×	0	S	ele	cts I	_ev	el c	or E	Edge	e in	nter	rupt	de	tect	tior	n, de	ер	enc	ding	j on	*ED)G	E1		
7		STE	3Y_	_IN	T_I	EDC	GE	0		R	w		0×	:0	S	ele	cts I	_ev	el c	or E	Edge	e in	nter	rupt	de	tect	tior	n, de	ер	enc	ding	j on	*ED)G	E1		
6		120	C_I	INT	<u>_Е</u>	DGI	E0			R	w		0×	0	S	ele	cts I	_ev	el c	or E	Edge	e in	nter	rupt	de	tect	tior	n, de	ер	enc	ding	j on	*ED)G	E1		
5		AIF	=2_	IN	T_E	EDG	GEC)		R	w		0x	0	S	ele	cts I	_ev	el c	or E	Edge	e in	nter	rupt	de	tect	tior	n, de	epe	enc	ding	on	*EC	G	E1		
4		AIF	-1_	IN	T_E	EDG	GEC)		R	W		0х	0	S	ele	cts I	_ev	el c	or E	Edge	e in	nter	rupt	de	tect	tior	n, de	epe	enc	ding	l on	*ED)G	E1		
3		UAI	RT	_IN	IT_I	EDO	GE	0		R	W		0x	:0	S	ele	cts l	_ev	el c	or E	Edge	e in	nter	rupt	de	tect	tior	n, de	epe	enc	ding	l on	*ED)G	E1		
2		SF	_ו_ו	INT	_Е	DG	E0			R	W		0x	0	S	ele	cts I	_ev	el c	or E	Edge	e in	nter	rupt	de	tect	tior	n, de	ере	enc	ling	on	*ED	G	E1		
1		GP	10	_IN	T_E	EDG	GE)		R	w		0x	0	S	ele	cts I	_ev	el c	or E	Edge	e in	nter	rupt	de	tec	tior	n, de	ер	enc	ding	, on	*ED)G	E1		
0										R	W		0x	0	R	ese	erve	d -	set	to	0 o	nly															

IRQC_EDGE0 - IRQ EDGE DETECTION 0 REGISTER

Table 85 IRQC_EDGE0 Register

IRQC_EDGE1 – IRQ EDGE DETECTION 1 REGISTER

										IR	Q EI							GIS	TER												
Add	dres	s =	0xF	005_00	14																			De	faul	t va	lue	= 0	x00	00_	0000
31	30	29	28	27 26	25	5 24	23	22	21	20	19	18	17	16	15	14	13	3 12	11	10	ę	9 8	3	7	6	5	4	3	2	1	0
BIT	S			FIEL NAM	-			_	S/W CES	s	RES VAL									DE	-	FIEL CRII		ION							
31:1	16																														
15	RW 0x0 Reserved - set to 0 only																														
14		RW 0x0 Reserved - set to 0 only RW 0x0 Reserved - set to 0 only																													
13	;			Reserv	/ed						0x	0																			
12	2			Reserv	/ed						0x	0																			
11			TMF	R2_INT_	ED	GE1		F	RW		0x	0	Se	elect	s Le	vel o	or E	Edge	inte	rrupt	t de	etec	tior	n, de	eper	ndin	g on	1*ED	DGE	0	
10)	-	TMF	R1_INT_	ED	GE1		F	RM		0x	:0	Se	elect	s Le	vel o	or E	Edge	inte	rrupt	t de	etec	tior	n, de	eper	ndin	g on	1*ED	DGE	0	
9			DM	A_INT_	ED	GE1		F	RM		0x	0	Se	elect	s Le	vel o	or E	Edge	inte	rrupt	t de	etec	tior	n, de	eper	nding	g on	*ED	DGE	0	
8			WD	T_INT_	ED	GE1		Е	RM		0x	0	Se	elect	s Le	vel o	or E	Edge	inte	rrupt	t de	etec	tior	n, de	eper	nding	g on	1*E	DGE	0	
7			STB	Y_INT_	ED	GE1		F	RM		0x	0	Se	elect	s Le	vel	or E	Edge	inte	rrupt	t de	etec	tior	n, de	eper	nding	g on	EI *	DGE	0	
6			120	_INT_E	EDC	GE1		F	RM		0x	0	Se	elect	s Le	vel	or E	Edge	inte	rrupt	t de	etec	tior	n, de	eper	nding	g on	*ED	DGE	0	
5			AIF	2_INT_	ED	GE1		F	RM		0x	:0	Se	elect	s Le	vel	or E	Edge	inte	rrupt	t de	etec	tior	n, de	eper	nding	g on	*ED	DGE	0	
4			AIF	1_INT_	ED	GE1		F	RM		0x	:0	Se	elect	s Le	vel	or E	Edge	inte	rrupt	t de	etec	tior	n, de	eper	ndin	g on	*E[DGE	0	



PD, Rev 4.1, August 2013

											IR	QE				_ED стіс			SIST	ER												
Α	ddre	ss =	0xF	005_	_001	4																		De	fau	t va	lue	= 0	x0	000	_00	000
31																5 15	14	13	12	11	10	9	8	7	6	5	4	3	2	2	1	0
В	ITS FIELD S/W RESET																	•			FIE	ELD										
				N/	٩ME				AC	CES	S	VAL	.UE								DE	SCF	RIPT	ION								
	3		UAF		NT_E	EDC	GE1		F	RW		0>	0	Se	elec	cts Le	evel	or Eo	dge	inter	rupt	dete	ectio	n, d	eper	ndin	g or	ו=* ו	DG	E0		
	2 SPI_INT_EDGE1 RW											0>	(0	Se	elec	cts Le	evel	or Eo	dge	inter	rupt	dete	ectio	n, d	eper	ndin	g or	ו=* ו	DG	E0		
	1 GPIO_INT_EDGE1 RW 0x0 Selects L													cts Le	evel	or Eo	dge	inter	rupt	dete	ectio	n, d	ереі	ndin	g or	ו±El	DG	E0				
	0								F	RW		0>	0	Re	ese	rved	- se	t to C) onl	ly												

Table 86 IRQC_EDGE1 Register

IRQC_INT_CTRL – IRQ INTERRUPT CONTROL REGISTER

											IRC	ראו ג			_	IN CO	_				IST	ER														
Addres	ss =	0xF	F0()5_(001	18																					De	faı	ult v	/al	ue	= 0:	x0	000_	00	000
31 30	29	28	2	7 2	26	25	24	1 23	3 22	21	20	19	18	17	' 1	16	15	14	13	3 12	2 1	11	10	9	8	3	7	6	ţ	5	4	3	2	2 1		0
BITS	ACCESS VALUE																																			
31:16																																				
15	RW 0x0 Reserved - set to 0 only																																			
14	RW 0x0 Reserved - set to 0 only																																			
13	RW 0x0 Reserved - set to 0 only																																			
12			R	lese	erve	ed						0>	(0																							
11		ТΜ	R2	_IR	Q	С_Е	ΝA			RW		0>	٥٧	E	ina	bles	s TN	MR2	? (T	īme	r 2)) as	an	inp	out t	o t	he l	R	C	Int	erru	pt lo	ogi	с		
10		ТΜ	R1	_IR	Q	С_Е	ΝA		I	RW		0>	‹ 0	E	ina	bles	s TN	MR1	(T	īme	r 1)) as	an	inp	out t	o t	he l	R	C	Int	erru	pt lo	ogi	с		
9		D١	ЛА <u></u>	_IR	QC	:_EI	NA		I	RW		0>	‹ 0	E	ina	bles	s DI	MA	as	an i	npu	ut to	b the	e IF	RQC	; In	nterr	up	t lo	gic	;					
8		W	DT.	_IR	QC	EI	NA		I	RW		0>	۷۷	E	ina	bles	s W	DT	(W	atch	ndo	gТ	ime	r) a	as a	n iı	npu	t to	b th	e II	RQ	C Int	ter	rupt	log	gic
7		ST	ΒY	_IR	Q	С_Е	NA		I	RW		0>	۷۷	E	ina	bles	s S	TAN	IDE	BY a	as a	an i	nput	t to	the	IF	RQC) Ir	nter	rup	ot lo	gic				
6		12	С_	IRC	JC	_EN	A			RW		0>	٥٧	E	ina	bles	s 12	C as	s ar	n in	put	to t	he l	R	JC I	nte	erru	pt	logi	с						
5		All	F2_	IR	QC	_EI	NA			RW		0>	٥٧	E	ina	bles	s Al	F2 a	as a	an iı	npu	t to	the	IR	RQC	In	terr	up	t lo	gic						
4		All	F1_	IR	QC	_EI	NA			RW		0>	٥٧	E	ina	bles	s Al	F1 a	as a	an iı	npu	t to	the	IR	RQC	In	terr	up	t lo	gic						
3		UA	RT	_IR	Q	С_Е	NA			RW		0>	‹ 0	E	ina	bles	s U/	ART	as	s an	inp	out	to th	ne I	RQ	CI	Inte	rru	pt l	ogi	ic					
2		SI	PI_	IRC	2C	_EN	JA			RW		0)	‹ 0	E	ina	bles	s SF	PI a	s ai	n in	put	to	the	IRC	QC	Inte	erru	pt	logi	ic						
1		GP	PIO	_IR	QC)_Е	NA			RW		0>	‹ 0	E	ina	bles	s Gl	PIO	as	an	inp	ut t	o th	e II	RQ	C li	nter	ru	ot Ic	ogi	С					
0										RW		0)	۷۰	R	Res	serve	ed -	set	to	0 0	nly															

Table 87 IRQC_INT_CTRL Register



										IF	RQ IN								IST	ER														
Addres	ss =	0xF	F005	_00	1C																				De	efa	ult	va	lue	= 0)x(0000	_0	000
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	1	6 15	5 1	4	13	12	11	1() !	9 8	3	7	6	5	5	4	3		2	1	0
BITS		F	FIEL	D N.	AME	E			S/W CES	s	RES VAL									FI	EL	DC	ESC	R	IPT	10	N		•					
31:16	Reserved 0x0 WO 0x0																																	
15																																		
14	WO 0x0 Reserved - set to 0 only																																	
13	Reserved 0x0																																	
12	Reserved 0x0 Reserved 0x0																																	
11		ТΜ	R2_	IRQ	C_C	LR		V	VO		0x	0	Ν	/rite	e '1' f	o c	lea	ar TN	MR2	iT) 2	me	⁻ 2)	Inte	rru	pt (ΤN	/R2	2_IF	RQ_	ST	S)			
10		ТМ	R1_	IRQ	C_C	LR		V	VO		0x	:0	Ν	/rite	e '1' f	o c	lea	ar TN	MR1	IIT)	me	[.] 1)	Inte	rru	pt (ΤN	/IR [·]	1_IF	RQ_	ST	S)			
9		D١	/A_I	RQ	C_C	LR		V	VO		0x	:0	Ν	/rite	e '1' f	o c	lea	ar Dl	MA	Inter	rup	ot (E	DMA	_IF	RQ_	S	TS)						
8		W	DT_I	RQ	C_C	LR		V	VO		0x	0	Ν	/rite	e '1' f	o c	lea	ır W	DΤ	(Wa	tch	dog	g Tin	ner) Int	ter	rup	ot (\	٧D٦		RQ	_ST	S)	
7		ST	BY_	IRQ	c_c	LR		v	VO		0x	0	Ν	/rite	e '1' f	o c	lea	ar S	TAN	IDB,	Y II	nter	rupt	(S	TB	Y_	IRC	ຊ_ຮ	STS)				
6		12	C_IF	RQC	CL_	R		V	VO		0x	0	Ν	/rite	e '1' t	o c	lea	ar I2	C In	Iterru	upt	(12	C_IF	Q_	_ST	S))							
5		All	F2_I	RQC	C_CI	LR		V	VO		0x	0	Ν	/rite	e '1' t	o c	lea	ar Al	F2	Inter	rup	ot (A	AIF2	_IR	2Q_	SI	rs)							
4		All	F1_I	RQ	C_CI	LR		٧	VO		0х	:0	W	/rite	e '1' t	o c	lea	ar Al	F1 I	Inter	rup	t (A	NF1_	IR	Q_	ST	rs)							
3		UA	RT_	IRQ	C_C	LR		٧	VO		0x	0	Ν	/rite	e '1' t	o c	lea	r U/	ART	⁻ Inte	erru	ipt ((UAF	<u>۲</u>	_IR(Q_	ST	S)						
2		SI	PI_IF	RQC	_CL	R		٧	VO		0x	:0	Ν	/rite	e '1' t	o c	lea	ar SF	PI In	nterr	upt	(SF	PI_IF	RQ	_ST	ГS)							
1		GF	019	RQ	c_c	LR		٧	VO		0х	:0	W	/rite	e '1' t	o c	lea	ar Gl	PIO	Inte	rru	pt (GPI	2_I	IRQ	2_6	STS	S)						
0								V	VO		0x	:0	R	ese	erveo	l - s	et	to 0	onl	у														

IRQC_INT_CLR - IRQ INTERRUPT CLEAR REGISTER

Table 88 IRQC_INT_CLR Register

IRQC_IRQ_MSK - IRQ INTERRUPT MASK REGISTER

											I	RQ I			_					те	R												
Add	ACCESS VALUE 6 Reserved 0x7 RW 0x1 Reserved Reserved 0x1 Reserved Reserved 0x1 Selects interrup																					_	_	De	fau	lt ۱	valı	ue :	= 0x	FFF	F_F	FFF	
31 3	30 2	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	6 15	14	13	3 1	2	11	10	9	8	7	6	;	5	4	3	2	1	0
BITS	BITS FIELD NAME ACCESS VALUE															•	•	•	•		FI	ELD	DE	SC	RIPT		N		•			•	•
31:16	ACCESSVALUE11:16Reserved0x7																																
15	15 RW 0x1 Rese														erved	- se	t to	1 0	only	/													
15 RW 0x1 Reserved - set to 1 only																																	
13				R	eser	/ed						0>	(1																				
12				R	eser	/ed						0>	(1																				
11			ТМ	R2	2_IRC	א_ <u>א</u>	SK		F	RW		0>	(1	int the	teri e II	rupt w	/ill n _IRC	ot tr 2_V	rigg ′EC	ier T lo	the ogic	TMF	,		•								n
10			тм	R1	I_IRC	א_2	SK		F	RW		0>	۲1	int the	teri e II	cts wi rupt w RQC_ Enable	/ill n _IRC	ot tr 2_V	rigg ′EC	jer T lo	the ogic	TMF	,		•								n



												I	RQ	II Inte			-		-		IS	TE	R													
Ad	ddre	ess =	0x	F0	05_	00	20																					Def	faul	t v	alu	ie =	= 0x	FFF	F_	FFF
31	30	29	28	2	7	26	25	24	23	22	21	20	1	9 18	17	1	6 1	15	14	13	1	12	11	10	ę	9	8	7	6	Ę	5	4	3	2	1	0
в	тs			FIE) N	AMI	E			S/W CES	s		ESET									FI	ELD	D	ES	CR	IPT	ION	1				1		
ę	9		D	MA	۹ <u>_</u> ۱۱	RQ	_M\$	SK						0x1	Se trie IR	gg RQ		he RQ	DM _VE	A_IF ECT	RC	2_S igic	STS	rupt bit, s									erru	pt v	vill r	not
8	8		W	′D'	T_II	RQ	_M	SK		F	۶W			0x1	Se int IR	ele ter RQ	ects	wh t wi RQ	ethe ill no _VE	er W ot tri ECT	/D gg lo	T (\ ger gic	Wat the	chdo WD				'								
-	7		ST	ΓB	Y_I	RC	2_M	SK		F	۶W			0x1	nc IR	ot t RQ		er RQ	the _VE	STE ECT	3Y Io	_IR gic	2Q_	7 Int STS										inte	rrup	ot wi
6	6		Ľ	2C	_IF	RQ_	_MS	K		F	RW			0x1	tri IR	gg RQ		he RQ	12C _VE	_IR(Q_ 10	_ST gic	Sb.	ıpt is it, aı									rrup	t wi	ll nc	ot
į	5		A	IF2	2_1I	RQ	_MS	SK		F	۶W			0x1	tri IR	gg RQ		he . RQ	AIF _VE	2_IF ECT	RC Io	}_S ₀gic	TS	rupt bit, a									erru	pt v	vill r	not
2	4		A	١F	1_11	RQ	_MS	SK		F	RW			0x1	tri IR	gg RQ		he A	AIF _VE	1_IF ECT	RC Io	₹_S gic	TS	upt bit, a									erru	pt v	vill r	not
;	3		UA	٩R	T_I	RG	Q_M	SK		F	RW			0x1	Se trig IR	ele gg QQ	ects	wh he RQ	ethe UAI _VE	er U RT_ ECT	AF IR Io	RT Q_ ogic	Inte STS	rrup S bit,										upt	will	not
2	2		S	PI	_IF	RQ_	_MS	к		F	۶W			0x1	trig IR	gg RQ		he RQ	SPI _VE	_IR(Q_ lo	_ST	'Sb	ipt is it, ai									rrup	t wi	ll no	ot
	1		G	PIC	J_I	RC	2_M	SK		F	RW			0x1	trig IR	gg RQ		he RQ	GP _VE	O_I ECT	R(lo	Q_8 ogic	STS	rrupt bit,									terri	upt '	will	not
(0									F	RW			0x1	Re	es	erve	ed -	set	to 1	1 c	only	/													

Table 89 IRQC_IRQ_MSK Register



								IR	Q IN		QC_I RUPT		-		STE	R											
Addre	ss =	0xF	005_00	24															D)ef	ault	val	ue	= 0>	<00	00_0	000
31 30	29	28	27 26	25	24 23	22	21	20	19	18	17 1	6 15	14	13 12	2 1	1 1	0	9 8	7		6	5	4	3	2	1	0
BITS		F	IELD N	AME		-	S/W CES	s	RES VAL			•	•		F	FIEL	_D [DESC	RIP	ті	ON						
31:5	ACCESS VALUE Inclusion 5 Reserved 0x000_ 0000 Indicates which highest priority interrupt is currently asserted in the IRQC_IRQ_STS register.																										
4:0		IRC	QC_IRQ	_VE	СТ	F	२०		0x(00	IRQ0 High bit por repre- high 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x04	C_IRC est pri- solution est pri- est pr	2_ST iority ority inte IO II I Inte RT I 1 Inte 2 Int I Inte AND OT (V IA In IR1 (TS regis r is imp he IRC the co , and the rrupt nterrupt errupt errupt errupt	erru ot t	ente RQ of MR Time	ed a _ST IRQ 22 (T er) I	s the S reg C_IR "imer	inte istei Q_V 2) Ir	rru r. 1 'E(ipt in The s CT -	the am the	e lov ie pi GP	vest- riorit IO Ir	-nu :y is nter	mbei Trupt	

IRQC_IRQ_VECT – IRQ INTERRUPT VECTOR REGISTER

Table 90 IRQC_IRQ_VECT Register

IRQC_IRQ_STS - IRQ INTERRUPT STATUS REGISTER

												IR	Q IN			_	RQ				IST	ER												
Ad	ld	ress	s =	0xF	005	5_00	28																			De	fau	lt ۱	valu	Je	= 0>	000	0_0	000
31	3	30 2	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 1	12	11	10	9	8	7	6	į	5	4	3	2	1	0
Bľ	Т	s	S FIELD NAME S/W ACCESS RESET VALUE FIELD DESCRIPTION 6 Reserved 0x0																															
31:	:1	ACCESS VALUE 16 Reserved 0x0																																
1	5	16 Reserved 0x0 5 RO 0x0 RO 0x0 Reserved - reads back 0 only																																
14	4									F	RO		0x	0	Re	eser	ved	- rea	ıds	s ba	ick	0 or	ıly											
1	3				Re	serv	ed						0x	:0																				
1	2				Re	serv	/ed						0x	0																				
1	1			ΤN	1R2_	_IRC	2_S	TS		F	RO		0x	0	ΤN	MR2	(Tin	ner 2	2) I	Inte	rru	pt S	tatus	s										
1	0			ΤM	1R1_	_IRC	2_S	TS		F	RO		0x	0	ΤN	/R1	(Tin	ner ⁻	1) I	Inte	rru	pt S	tatus	s										
g	9			DI	MA_	IRQ	_ST	S		F	RO		0x	0	DI	MA	nter	rupt	Sta	atus	s													
8	3			W	DT_	IRQ	≀_ST	S		F	RO		0x	0	W	DT	Wat	chd	og	Tin	ner)) Int	erru	pt S	tatu	s								
7	7			ST	ΒY	_IRC	<u>ג_s</u>	ΓS		F	RO		0x	0	S	TAN	DBY	/ Int	err	rupt	Sta	atus												
6	3			12	2C_1	IRQ_	_ST	s		F	RO		0x	:0	12	C In	terru	pt S	tat	tus														
5	5			A	F2_	IRQ	_ST	S		F	RO		0x	:0	AI	F2	nteri	upt	Sta	atus	S													
4	1			A	F1_	IRQ	_ST	S		F	RO		0x	0	AI	F1 I	nteri	rupt	Sta	atus	S													



PD, Rev 4.1, August 2013

											IR	Q IN	IF ITER		_		_S1 TUS		GIST	ER											
A	ddre	ss =	0xF	005	5_0	028																		De	efau	lt va	alue	= 02	k000	0_0	000
31	30	29	28	27	26	6 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
в	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 1 BITS FIELD NAME S/W ACCESS RESET VALUE																		FI	ELD	DE	SCR	RIPT	ION							
	3		UA	RT_	_IR	Q_S	TS		ŀ	RO		0>	(0	UA	١RT	Inte	errup	t Sta	tus												
	2		S	PI_I	IRC	≀_ST	S		F	RO		0>	(0	SF	91 Int	erru	upt S	Status	S												
	1		GF		IR	Q_S'	TS		F	RO		0>	(0	GF		Inte	rrup	t Sta	tus												
	0								F	RO		0>	(0	Re	ser	/ed	- rea	ads b	ack	0 or	nly										

Table 91 IRQC_IRQ_STS Register

IRQC_FIRQ_MSK - IRQ FAST INTERRUPT MASK REGISTER

										RQ	FAS			_		_		K REGI	STF	R												
Addre	ss =	0xF	005	5_00	2C										<u> </u>								De	fa	ult v	al	ue :	= 0x	F	FFF_	FF	FF
31 30	29	28	27	26	25	24	1 23	22	21	20	19	18	17	16	15	14	1	3 12	11	10	g	8	7		6	5	4	3		2	1	0
BITS		F	IEL	D N	AME	Ξ			S/W CES	S	RES VAL					•			FI	ELD	D	ESCI	RIPI	ГІС	ON		•					
31:16			Re	serv	ed						0×	7																				
15								F	RW		0x	:1	Re	ese	rved	- set	t to	o 1 on	у													
14	14 RW 0x1 Reserved - set to 1 only 13 Reserved 0x1 1000000000000000000000000000000000000																															
13 Reserved 0x1 12 Reserved 0x1 Selects whether TMR2 (Timer 2) Interrupt is masked. A masked interrupt will not trigger the TMR2 EIRQ STS bit and is disabled from																																
12 Reserved 0x1 Selects whether TMR2 (Timer 2) Interrupt is masked. A masked																																
14 RW 0x1 Reserved - set to 1 only 13 Reserved 0x1 12 Reserved 0x1 11 TMR2_FIRQ_MSK RW 0x1 Selects whether TMR2 (Timer 2) Interrupt is masked. A masked interrupt will not trigger the TMR2_FIRQ_STS bit, and is disabled from the IRQC_FIRQ_VECT logic. 0 = Enabled; 1 = Masked. Selects whether TMR1 (Timer 1) Interrupt is masked. A masked interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 FIRO_STS bit, and is disabled from the interrupt will not trigger the TMR1 firmer														m																		
10		ТМ	R1_	FIRG	D_C	ISK		F	RW		0x	:1	int the	err e IF	upt w RQC_	ill no FIR	ot Q_		the Γlog	TMF											froi	m
9		DN	1A_I	FIRG	Q_M	SK		F	RM		0×	:1	trią IR	gge QC	r the _FIR	DM Q_\	A_ /E	DMA _FIRQ CT log Mask	_ST gic.										ıpı	t will	no	t
8		WE	DT_I	FIRG	Q_M	SK		F	RM		0x	:1	int the	err e IF	upt w RQC_	ill no FIR	ot Q_	WDT trigge _VEC ⁻ Mask	the Γlog	WD												
7		STI	3Y_	FIRG	א_2	ISK		F	RW		0x	:1	no IR	ot tri QC	igger _FIR	the Q_\	S ⁻ /E	STAN TBY_F CT log	FIRG gic.											terru	pt	will
6		12	C_F	IRQ	_MS	ŝĸ		F	RW		0×	:1	Se trio IR	elec gge QC	ts wh the FIR	ieth I2C Q_\	er _F /E	I2C Ir IRQ_ CT log Mask	terru STS gic.									rrup	ot v	will n	ot	



									IRC	Q FAS		QC_ TER						STE	R											
Addres	ss = 0)xF0	05_00	2C																		De	fa	ult va	alu	e =	0xF	FFF_	FF	FF
31 30	29 2	28 2	27 26	25	2	4 23	3 22	21	2	0 19	18	17	16	15	14	13	12	11	10	9	8	7		65	5	4	3	2 1		0
BITS		FI	ELD N	AM	E			S/W CES		RES VAL								FI	ELD	D	ESCI	RIPT		ON						
															not	t														
5 AIF2_FIRQ_MSK RW UX1 IRQC_FIRQ_VECT logic.															t															
3	L	JAR	T_FIRG	Q_N	۸SI	ĸ	F	۶W		0×	:1	trig IRC	ger ຊີC_		UAF Q_V	RT_ EC	FIR(T log	Ω_S ⁻ gic.	•					A mas bled f				ıpt wil	l no	ot
2		SPI	_FIRQ	_M	SK		F	٦W		0×	:1	trig IRC	ger ຊີC_		SPI_ Q_V	_FIF ′EC	RQ_: T log	STS gic.						naske d fror			rupt	will n	ot	
1	C	GPIC	D_FIRC	Q_N	ISP	<	F	٦W		0×	:1	trig IRC	ger ຊີC_		GPI Q_V	O_F ′EC	FIRG T log	₹_ST gic.	•					a mas bled fr				pt will	nc	ot
0							F	RW		0×	1	Re	ser	ved -	set	to '	1 onl	у												

Table 92 IRQC_FIRQ_MSK Register



							IR	QF	AST				_		EG	IST	ER											
Addre	ss =	0xF	005_00	30																De	efa	ault v	/alı	ue	= 0>	‹ 00	00_0	000
31 30	29	28	27 26	25	24 23	22	21	20	19	18	17 ⁻	6 15	14	13	12	11	10	9	8	7		6 5	5	4	3	2	1	0
BITS	ACCESS VALUE															•	•											
31:5	5 Reserved 0x000_																											
4:0		IRQ	C_FIRC	Q_VE	ст	F	90		0x0	00	IRC Higg bit r repr higf 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x		RQ_S riority n of t iority iority iority inte PIOT F1 In F1 In F2 In F1 In F2 In TANE TANE TANE TANE	STS ra is imposed to the imposed of	egis ple QC odii the upt t upt t t t upt t t t t t t t t t t	errup g Til	t terru	as f STS QC_ (Tin	the i S re _FIR ner 2	nterr giste (Q_V ?) Int	ruµ er. √E	pt in 1 The 2 CT -	the sar the	lov ne j e Gl	vest- orior PIO	-nu rity Inte	mbei is errup	

IRQC_FIRQ_VECT - IRQ FAST INTERRUPT VECTOR REGISTER

Table 93 IRQC_FIRQ_VECT Register



										IR	Q F	AST			_	FIRC	_			REG	IST	ER													
Addres	ss =	0x	F0	05_	003	34																				De	əfa	ault	t va	lue	= ()x(0000	0_0	000
31 30	29	28	2	7 2	26	25	24	23	22	21	20	19	18	17	16	6 15	14		13	12	11	10		9	8	7	(6	5	4	3		2	1	0
BITS			FIE	ELD	NA	AME				S/W CES	s	RES VAL									FI	EL	ם כ	DES	CR	IPT	10	N							
31:16																																			
15	RO 0x0 Reserved - reads back 0 only																																		
14	RO 0x0 Reserved - reads back 0 only RO 0x0 Reserved - reads back 0 only																																		
13			F	Rese	erve	ed						0x	0																						
12			F	Rese	erve	ed						0x	0																						
11		ΤN	/R	2_FI	IRC	ג_s	тs		I	RO		0x	0	Т	MR	2 (Ti	mer	2)) Inte	erru	ipt S	statu	JS												
10		ΤN	1R	1_FI	RC	ג_s	тs		I	RO		0x	0	Т	MR	1 (Ti	mer	1)) Inte	erru	ipt S	statu	JS												
9		D	MA	_FI	RQ	≀_S1	ΓS		I	RO		0x	0	D	MA	Inte	rupt	t S	Statu	us															
8		W	'DT	_FI	RQ	≀_S	ΓS		I	RO		0x	0	Ν	/DT	(Wa	tchc	ob	g Ti	mer	r) Int	erru	upt	Sta	itus	6									
7		ST	B١	′_FI	RG	2_S	ΤS		F	RO		0x	0	S	ΤA	NDB	Y In	te	errup	ot St	tatus	6													
6		12	2C_	_FIF	RQ_	_ST	S		I	RO		0x	:0	12	C I	nterr	upt S	Sta	atus	6															
5		А	IF2	_FII	RQ	_S1	٢S		I	RO		0×	:0	A	IF2	Inter	rupt	t S	Statu	JS															
4		А	IF1	_FII	RQ	_S1	٢S			RO		0x	0	А	IF1	Inter	rupt	t S	Statu	JS															
3		UA	١R	T_FI	RC	ב <u>s</u>	тs			RO		0x	0	U	AR	T Inte	erru	pt	Sta	tus															
2		S	PI	_FIF	RQ_	_ST	S		I	RO		0х	0	S	PH	nterr	upt \$	St	atus	5															
1		Gl)_FI	RC	2_S'	ΤS			RO		0х	0	G	PIC) Inte	rrup	ot :	Stat	tus															
0										RO		0x	0	R	ese	erved	- re	ac	ds b	ack	0 0	nly													

IRQC_FIRQ_STS - IRQ FAST INTERRUPT STATUS REGISTER

Table 94 IRQC_FIRQ_STS Register



TRAX TRACE BUFFER MODULE

BASE ADDRESS 0xF006_0000

The TRAX module is a software debug facility. The associated Trace Memory (1024 x 32bit words) stores a record of HiFi2 EP[™] DSP core instructions executed. Read/Write access to the debug data is supported via either the JTAG or APB interfaces.

The TRAX module implements the Program Trace using Traditional Branch Messaging (BTM). Specifically, it implements the following Nexus Public messages:

- Indirect Branch Message
- Synchronisation Message
- Indirect Branch with Synchronisation Message
- Correlation Message

The Trace Memory data is accessed via the TRAX_DATA register. The applicable memory address is selected using the TRAX_ADDR register, which is automatically incremented on each access, and wraps around when the last address is reached. Wrap-around status bits are also provided, in the event of the Trace Memory being filled. The TRAX_DATA register can only be accessed when the Trace function is inactive. The current memory address and the associated status bits are reset each time the Trace function is started.

The Trace function is enabled using TR_ENA. In a typical use case, it is stopped using a configurable function dependent on the Program Counter. The Trace function can be configured to continue recording events after a stop trigger condition; the number of additional events is configurable using the TRAX_DLY_CNT register.

A number of status flags provide readback of the TRAX module status. Note that the TRAX module does not generate any WM0011 Interrupt signals.

TRAX REGISTER MAP

The register map of the TRAX module is illustrated in Table 95.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	TRAX_CONFIG	TRAX Trace Buffer Configuration	0x0000_0000
Base + 0x04	TRAX_CTRL	TRAX Control	0x0000_0C00
Base + 0x08	TRAX_STS	TRAX Status	0x0000_0C00
Base +0x0C	TRAX_DATA	TRAX Data	0x0000_0000
Base + 0x10	TRAX_ADDR	TRAX Address	0x0000_0000
Base + 0x14	TRAX_TRIG_PC	TRAX PC Match Trigger	0x0000_0000
Base + 0x18	TRAX_PC_MATCH	TRAX PC Match Control	0x0000_0000
Base + 0x1C	TRAX_DLY_CNT	TRAX Post-Trigger Delay Count	0x0000_0000

Table 95 TRAX Register Definition



TRAX_CONFIG - TRAX TRACE BUFFER CONFIGURATION REGISTER

The TRAX Trace Buffer can be accessed via the JTAG interface, or via the internal APB interface. Only one of these can be supported at any time - the selected method is determined by the TRAX_MODE bit.

When APB mode is selected, the APB_RST bit can be used to reset the TRAX module. When JTAG mode is selected, the TRAX module can be reset using the TRST pin.

Note that the TRAX clock enable bit (TRAX_CLK_ENA) is on the CCM_CLK_ENA register.

							TF	RAX -	TRA	CE E			X_C				ON	RE	GIST	ER									
Ade	dres	ss =	0xF	0006_0	0000																	De	faul	t v	alue	= 0:	(000)_0	000
31	Address = 0xF0006_0000 1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 BITS FIELD S/W RESET														14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIT	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 SITS FIELD NAME S/W ACCESS RESET VALUE																		DE		ELD RIPT	ION							
31:	2			Reser	ved																								
1			Т	RAX_M	10DE	Ē	1	٦W		0x(0	0 =	RAX A = JTA = API	G c	contr	rol	e se	elect											
0				APB_F	RST		I	٦W		0x(0	0 = 1 =	RAX N = Not = Res nly va	res set	et			is s	elect	ted (TR	4Χ_Ι	MOE	DE=	=1)				

Table 96 TRAX_CONFIG Register

TRAX_CTRL – TRAX CONTROL REGISTER

The Trace function is enabled when the TR_ENA bit transitions from 0 to 1.

The Trace function can stopped using the configurable 'stop' trigger derived from the PC Match function (see below). If a 'stop' trigger is enabled and asserted, then the Trace function will either stop immediately, or will continue for a 'post-stop-trigger' period, configured via the CNTU control bit and the TRAX_DLY_CNT register (see Table 103).

Writing '0' to the TR_ENA bit before a 'stop' trigger has been asserted will disable the Trace function immediately. If a 'stop' trigger has been asserted, and the TR_ENA bit is set to '0' during the 'post-stop-trigger' period, then the Trace will continue until completion.

Note that the TR_ENA bit is not automatically reset when the Trace function stops. This bit must be set to 0 prior to initiating a new Trace.

The TRAX Control register allows configuration of the PC Match function.

The contents of the TRAX Control register can be read at any time. When the Trace function is active (indicated via the TRACT bit in the TRAX_STS register), then only the TR_ENA bit can be written to.



													т				X_C			STI	EF	2															
Ad	dres	ss =	= 0xF006_0004																									De	faul	lt	valu	e :	= 0x	00	000_	_0C	:00
31	30	29	28	2	27	26	25	24	23	3 22	21	20) 19	18	17	1	6 15	14	-	13	1:	2 1	1	10	ç)	8	7	6		5	4	3	2	2	1	0
BI	TS											s												DE		FIEL CRI		ION									
31:	15			F	Res	serv	red																														
14:	12				SN	1PE	R			1	٦W				Sp the 00 00 01 01 10 10 11	bec col 00 :: 01 :: 01 :: 01 :: 01 :: 01 :: 01 :: 01 ::	chron cifies rded. = No = 1 s = 1 s = 1 s = 1 s = 1 s = 1 s = 1 s	the i trac sync /nch /nch /nch /nch	rat ce. chi . r . r . r . r	te a . W ron mes mes mes mes	at v /he ssa ssa ssa ssa	whicen 0 ation age age age age	ch s , no ev ev ev ev ev	ery ery ery ery ery ery	chr eric 25 12 64 32 16	ges 56 m 8 m 9 m 9 m 9 m 9 m 9 m 9 m	zat sy nes nes ess ess	ion nch sag age age age	mes roni es es s s		•						1
11:	10																																				
9					С	NTI	J				RW		0	x0	Se fie 0 = 1 =	ele eld = c = c	-Stop cts w (see decre decre	hich Tabl men men	ty le tb tb	/pe(103 by 1 by 1	(s) 3) 1 fa 1 fa	of tod ore ore	Tra leci ver ver	ice o rem y wo y pr	da en ore	it, d wi	ritte	en to	o tra	ace	e me	mc	ory				
8:	3			F	Res	serv	/ed						0>	(00																							
2	2			Ρ	CV	И_Е	NA				٦W		0	x0	En 0 = 1 = No	nat = [= E ote	Match bles t Disab Enabl that	ne P led ed the I	C PC	Ma C M	atc lat	h fu ch f	unc	ctior	n, '	whe	en e	enal	bled	1, i	s als	0 0	conf	igı		l via	a
1				F	Res	serv	'ed						0	x0																							
C)				TR	13_	NA				٦W		0	x0	Th Wi the If t Tra (co No sto 0 =	ne riti e T this ac oni ote ops = [e Me Trace ng '0 Frace s bit i e will figure e this s; this Disab Enabl	e fun to ti func s set con d via oit d bit bit	cti his ctio t to tin a t oe	ion s bi on i o '0 iue the es n	is it b im)' a Ur Cl	ena efo meo after ntil c NTL	re a diat a s con J co torr	a sto tely. stop nple ontro natic	op o tr etic ol cal	trig igge on o bit a ly re	er I f th ancese	r ha nas e p I the t wl	s bee ost-: e TF nen	ee sto RA th	n as asse op-tri X_D ie Tra	sei erte gg LY	ted ed, ti er p CN e fur	wi he oer NT	II di n th iod reg	sab e	

Table 97 TRAX_CTRL Register



TRAX_STS - TRAX STATUS REGISTER

The TRAX Status register provides readback of the Trace module status.

The PCMTG bit provides readback indicating whether the PC Match function has generated a Trace Stop event. The TRIG bit provides an indication that one (or more) of the enabled Trace Stop events has been triggered.

The TRACT bit indicates the current status of the Trace function. Note that read/write access to the Trace memory and to most of the TRAX configuration bits is only possible when the Trace function is inactive (TRACT=0).

												т	RA)			X_S			TER															
Addres	ss =	0xF	÷00	0_0	800																				Det	fau	lt v	/alı	ie :	= 0x	0	000_	0C	00
31 30	29	28	2	7 26	5 2!	5	24	23	22	21	20	19	18	17	16	6 15	14	,	13 1	2 11	10		9	3	7	6	ļ	5	4	3	1	2 1		0
BITS				FIEL NAN					-	S/W CES	s	RES VAL									DE		FIEL CRI		ION									
31:13	Trac																																	
31:13 Reserved 0000 12:8 MEMSZ RO 0x0C Trace Memory Size 0Ch = 4kB 12:8 MEMSZ RO 0x0C Note that although the memory size is measured in bytes, memory is only accessible as 32-bit words Note that this is a READ ONLY register 7:3 Reserved 0x00															s, th	e	trace	9																
7:3			R	leser	ved							0x0	00																					
2			F	РСМ	ΤG				F	२०		0x	0	0 = 1 =	= T = T	race race	Stop Stop) E) E	(PC) Event Event to 0 v	not trigg	rigge ered	er I b	ed by y PC	P N	C M latcl	lato n	h) to	1.				
1				TRI	G				F	२०		0x	0	Th Tra	nis ace	bit is e Stoj	set v o coi	wł nc	ger st henev ditions 0 whe	er a incl	ude l	P	C Ma	tch	ı, or	se	ttin	gТ	R_E				е	
0			-	TRA	ст				F	२०		0x	0	TF TF tra stc Re co (TI 0 =	RAI RAI ans op- eac onfi RA = T	CT is ition f trigge l/write	set f set f so 'in er' pe e acc on b)). is in	to to a eri ce oit	1 (ac 0 (in ctive' iod co ess to ess to ess to cs is o	activ may onfig the	e) fol not l iratic race	llo be on e r	wing imn nem	a nec ory	stop liate	, do d to	ond epe o m	itio end ost	n. N ing of t	lote on t he T	th he	at the 'pos AX	st-	

Table 98 TRAX_STS Register


TRAX_DATA – TRAX DATA REGISTER

The Trace Memory is accessed via the TRAX_DATA register, which represents the 32-bit data word indexed by the TADDR field (in the TRAX_ADDR register).

Read or Write access to the TRAX_DATA register is only possible when the Trace function is inactive (TRACT=0).

Note that TADDR is auto-incremented after each Read or Write access to the TRAX_DATA register.

													TRA			_			2												
Ac	ldre	ss = 0xF006_000C																						De	faul	t va	lue	= 0>	(000	0_0	000
31																															
BI	TS			-	IEL[AMI	-				S/W CES		RES VAL	SET .UE								DE		ELD RIPT	ION							
3	1:0		٦	[RA]	X_D	ΑΤΑ	L.		F	RW		0x0 _00	000	32	-bit	Trac	æ R	۹Μ۱	word	l, inc	lexe	d by	the	TRA	AX_A	٩DD	Rad	ddre	ss re	gist	er

Table 99 TRAX_DATA Register

TRAX_ADDR – TRAX ADDRESS REGISTER

The TADDR field within the TRAX_ADDR register controls the address within the Trace Memory for the next Read/Write access to the TRAX_DATA register.

The TADDR field is reset to 000h when TR_ENA transitions from 0 to 1, and is auto-incremented after each Read or Write access to the TRAX_DATA register.

If the TADDR field reaches its maximum value, then it will wrap-around to 000h after the next Read or Write access to TRAX_DATA. The number of wrap-arounds can be read from the TWRAP field.

If the TWRAP field reaches its maximum value, then it will also wrap-around to 0000h on the next increment. In this event, the TWSAT bit will be set, indicating saturation of the TWRAP field.

The TADDR and TWSAT fields are reset to 0 when TR_ENA transitions from 0 to 1.

The TRAX_ADDR register can be read at any time, but Write access is only possible when the Trace function is inactive (TRACT=0).

When a Trace stops, the TADDR register will indicate the next trace memory word to be written (ie. one greater than the last-written word). If no wrap-around has occurred (ie. TWRAP=0000h and TWSAT=0), then the captured trace comprises the Trace Memory words from index 000h up to TADDR-1 inclusive. If a wrap-around has occurred, then the captured trace comprises the Trace Memory words from TADDR to 3FFFh, followed by words from index 000h up to TADDR-1 inclusive.



			TRA	TF X AC		X_A RES				ER															
Addres	ss = 0xF006_0010																De	fau	t va	lue	= 0	x0	000	_0	000
31 30	29 28 27 26 25 24 23	22 21	20	19 1	3 17	7 1	16 1	5	14	13	12	11	1	0	9	8	7	6	5	4	3		2	1	0
BITS	FIELD NAME	F								C		FIE CR		ION	I										
31	TWSAT	lr n	ndio nax	ce M cates kimur s field	s th m v	at t alu	he r e of	num f TW	ber RAF	of 1 ⊃.	Trad	ce N	len	nory					exc	eed	ls th	ne			
30:24	Reserved			0x00																					
23:10	TWRAP	RW		0x000) C V N	ndio arr alu iext	ce M cates rent 7 ue (3l t incr s field	s ho Frao FFF	ow i ce. Fh), ient	mar If th the the	ny T/ ne nu en T\ nd th	ADE umb WR/ e T\	OR v er o AP WS	wra of w will AT	p-aı ⁄rap∙ also bit v	∙aro o w vill	ouno raps be s	ls e> s-arc set.	cee	ds f	he r 0000	na)h	xim on t	um	
9:0	TADDR	RW		0x000	C a 3 T a	Con ICC6 2-b This Iutc	ce M ntrols ess t oit wo s field o-incl ster.	the oth ord: dis	e ac ne T s (n res	ddre FRA ot b set t	ess v X_C oytes o 00	vithi DAT 3). 90h v	n th A re whe	ne 1 egis en 1	ster. [R_	Th EN	e in A tra	dex i	valu ions	e is fro	exp m 0	res to	sseo 1, a	d in Ind	is

Table 100 TRAX_ADDR Register

TRAX_TRIG_PC – TRAX PC MATCH TRIGGER REGISTER

When the PC Match function is enabled as a Trace Stop Event trigger (PCM_ENA=1), the program count (PC) of the HiFi2 EP^{TM} DSP core processor is monitored, and is used to generate a Stop condition for the Trace function.

The processor PC value is compared against the address held in the STOP_PC register. If a match is detected between the PC value (corresponding to the instruction about to be executed) and the STOP_PC value, then a Trace Stop condition will be triggered (TRIG=1, PCMTG=1).

Note that the PC Match function is also configurable using the control bits in the TRAX_PC_MATCH register (see Table 102). The configurable options allow some of the least significant bits of the PC value to be ignored, and enable a Stop condition to be generated when the PC value does not match STOP_PC.

											TRA	X P			х_т :н т		_		GIS	TEF	ł										
Ac	dre	ss =	0xF	006	_00'	14																		De	faul	t va	lue	= 0>	<000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS				IELC Ame	-			-	S/W CES		RES VAL	SET .UE								DE	FIE SCF	ELD RIPT	ION							
31	1:0			STO	DP_I	PC			F	RW		0x00 _00		Th	is is	the	32-I	oit ad	ddre	ss u	h va sed ena	to tr	~~				•	vent	whe	en th	e

Table 101 TRAX_TRIG_PC Register



TRAX_PC_MATCH – TRAX PC MATCH CONTROL REGISTER

When the PC Match function is enabled as a Trace Stop Event trigger (PCM_ENA=1), the processor PC value is compared against the address held in the STOP_PC register, and is used to generate a Stop condition for the Trace function.

Under default conditions, the PC Match stop condition is asserted when the PC value (corresponding to the instruction about to be executed) is equal to the STOP_PC register value.

The PCML field selects how many of the least significant bits of the PC value and STOP_PC value are ignored when identifying a PC Match condition.

The PCMS bit allows the matching logic to be inverted; it selects whether a Stop condition is generated when the PC value and STOP_PC values are the same, or when they are not the same. (Note that, in both cases, the match condition is also governed by the LSB mask function controlled by PCML.)

									TR/					РС_I сом				GISTE	R												
Add	ress	= 0xF	F006_00)18																		0)efa	ault	t val	lue	= 0	x00	00_	_000	00
31 3	30 29	28	27 26	25	24	23	22	21	20	19	18	17	16	6 15	14	1	3 1	2 11	10	9	8	3 7		6	5	4	3	2	1	1	0
BITS	5		FIEL NAM	-			-	S/W CES	s	RES VAL									DE	FI SCI		D PTIO	N								
31			PCM	IS			F	RW		0x	:0	Se va sa ler 0 =	eleo lue me ngt = P	cts w e and e. (In h, PC PC Ma	nethe STC both ML.	er a DP_ ca) wh	a P(_PC ases nen l	nt Mat C Mat Value s, the PC va PC va	ch S e are matc lue a	the the h co	cor sa ond ST	nditic me, ition OP_	or is PC	whe also	en th o sul	ney bje lual	are ct to	not the	the	•	
30:5	5		Reser	ved						0x0 000	_																				
4:0			PCN	IL			F	RW		0x(00	Se	elec	cts ho	ow m	an	ıy le	nt Mat ast si ien ide	gnific	ant	bit	s of						STO	OP_	_PC	;

Table 102 TRAX_PC_MATCH Register



TRAX_DLY_CNT - TRAX POST-TRIGGER DELAY COUNT REGISTER

The CAPTURE_SIZE field controls how many trace events are recorded from the occurrence of a valid Stop Event trigger until the Trace function completes.

The CAPTURE_SIZE field should be set to the desired value prior to enabling the Trace. When a valid Stop Event trigger is detected, the CAPTURE_SIZE field will decrement as subsequent Trace data is recorded, until the CAPTURE_SIZE counter reaches zero.

The CNTU field in the TRAX_CTRL register (see Table 97) selects which type(s) of Trace data will cause the CAPTURE_SIZE counter to decrement during the 'post-stop-trigger' period.

At the end of the Trace, a final synchronisation message is recorded, and all internally buffered messages are flushed to the Trace RAM.

The TRAX_DLY_CNT register can be read at any time, but Write access is normally only possible when the Trace function is inactive (TRACT=0).

Writing to the TRAX_DLY_CNT is possible while the Trace function is active, but only when setting the CAPTURE_SIZE value to 0. If a valid Stop Event trigger has occurred, and the Trace function is executing the 'post-stop-trigger' phase, then writing 0x00_0000 to the CAPTURE_SIZE field will cause the Trace to stop immediately.

									T	RAX	(PC	DST-					_		NT F	REG	ISTE	R									
Ad	dres	ss =	0xF	006_0	010	С																		De	efau	lt va	alue	= 0	x0(000_	0000
31	30	29	FIELD S/W RESET														14	13	12	11	10	9	8	7	6	5	4	3	2	2 1	0
BI	ſS	NAME ACCESS VALUE																			DE		eld Ript		I						
30:	24	NAME ACCESS VALUE																													
23	:0		СА	\PTUF	ε_:	SIZE	Ξ		R	w		0x0 _00		Se va Th Fc de	ele alid nis ollo ecre	e Cap cts ho I Stop field r owing emen s whe	w m Eve nust a va	any nt tri be s lid S subs	trac gge set t top sequ	e ev r uni o the Evei ient	ents iil the e des nt trig Trac	are e Tra sired gger e da	rece ace f l val t, the ta is	orde func ue p e CA s rec	tion orior \PTL orde	con to e JRE	nplet enabl E_SIZ	es. ling fi ZE fi	the eld	Trac	ce.

Table 103 TRAX_DLY_CNT Register



WATCHDOG TIMER (WDT) MODULE

BASE ADDRESS 0xF007_0000

WATCHDOG DESCRIPTION

The watchdog timer is enabled using WDT_ENA.

WDT_INT_ENA controls the assertion of Watchdog Timer Interrupt (to the Interrupt Module and to the HiFi2 EP^{TM} DSP core) after the first occurrence of a watchdog timeout. WDT_INT_STS indicates that a watchdog timeout has caused an interrupt assertion.

WDT_RST_ENA controls the assertion of Watchdog Timer Reset signal (to the Reset controller) after the second occurrence of a watchdog timeout. The WDT_FLAG bit in the CCM_STATUS register (see Table 17) indicates that a watchdog timeout has occurred. Note that the Watchdog input to the Reset controller is selectable using the WDT_MSK bit, as described in the "Power-on and Reset Control" section.

Only the WDT_CTRL register (see Table 105) and the WDT_CNT_RESTART register (see Table 106) should be written while watchdog is running. No other watchdog registers should be written while watchdog is running.

All registers in the watchdog module are reset by a Warm Reset or a Hardware Reset unless otherwise stated.

Note that the watchdog clock enabling bit WDT_CLK_ENA is on the CCM_CLK_ENA register.

WATCHDOG TIMER INTERRUPT

The Watchdog Timer module can generate an interrupt when the timeout condition occurs.

The Watchdog Timer interrupt control registers are illustrated in Figure 33.



Figure 33 Watchdog Timer Interrupt

WATCHDOG REGISTER MAP

The register map of the Watchdog module is illustrated in Table 104.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	WDT_CTRL	Watchdog Control	0x0000_0000
Base + 0x04	WDT_CNT_RESTART	Watchdog Counter Restart	0x0000_0000
Base + 0x08	WDT_MAX_CNT	Watchdog Maximum Count	0x0000_FFFF
Base + 0x0C	WDT_CUR_CNT	Watchdog Current Count	0x0000_FFFF
Base + 0x10	WDT_RST_LEN	Watchdog Reset Pulse Length	0x0000_00FF

Table 104 Watchdog Register Definition



										v	νατα	CHD	WD og c					GIST	ΓEI	R													
Addres	ss =	0xF	007	_00	00																			[Def	fau	lt va	lue	= ()x(0000	_00	000
31 30	29	28	27	26	25	2	4 23	22	21	20	19	18	17	16	15	14	13	3 12	2 1	11	10	9	8	7	7	6	5	4	3		2	1	0
BITS				IEL IAM	-			AC	S/W CES	s	RES VAL										DE	-	FIELD	-	DN		•						
31:6			Re	serv	/ed						0x00 000	_																					
5		W	DT_	INT	_EN	IA		F	RW		0x	0	tim 0 =	eou Dis		ed	ıpt	asse	erti	ion	afte	r tl	he fir	st c	000	urr	enco	e of	a wa	ato	chdog	ļ	
4		WI	эт_	RS1	Г_ЕМ	١A		F	RM		0x	0	wat 0 =	tchc Dis	es wa log t sable able	imeo ed		•	set	as	serti	ion	n afte	r th	e s	sec	ond	occ	urre	nc	e of a	3	
3			Re	serv	/ed						0x	0																					
2		W	DT_	_INT	_st	S		R/\	W1C	;	0x	.0	ass 0 = 1 =	erti No Wa	on wat atcho	chdo dog i	og inte	inter	rrup ot h	pt h nas	nas l bee	be en :	ut ha en se set b	et							nterru	ıpt	
1			Re	serv	/ed						0x	0																					
0			WD	T_E	ENA			F	RW		0x	0	0 =	Dis	dog sable able	ed	er	Enal	ble														

WDT_CTRL – WATCHDOG CONTROL REGISTER

Table 105 WDT_CTRL Register

WDT_CNT_RESTART – WATCHDOG COUNTER RESTART REGISTER

										WA	тсі			_	-	_		AR		GIS.	TER										
Ac	dre	ss =	0xF	007	_00	04																		De	faul	t va	lue	= 0>	<000	0_0	000
31	30														16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS				IELC Ame	-			S AC	/W CES		RES VAL									DE	FIE SCF	ELD RIPT	ION							
3′	1:1			Re	serv	ed					(00xC 000																			
(0	Wat													•					tchd	og t	imer									

Table 106 WDT_CNT_RESTART Register

WDT_MAX_CNT – WATCHDOG MAXIMUM COUNT REGISTER

WDT_MAX_CNT holds the target count value (measured in APBCLK cycles). This represents the number of APBCLK cycles that are counted before watchdog times out.



										w	ΆΤΟ	HD		DT MAX	_				REG	IST	ER										
Ad	Idre	ss =	s = 0xF007_0008																					De	fault	t val	ue	= 0x	000	D_FI	FFF
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS			-	IELC	-			-	S/W CES		RES VAL									DE		ELD RIPT	ION		•					
31	:0		W	DT_I	MAX	(_C)	١T		F	RW		0x0(_FF	000 FF	Co	ount	valu	e (n	neas	sure	d in <i>i</i>	٩PB	CLK	сус	les)	befo	ore v	vatcl	hdog	, tim	es o	ut.

Table 107 WDT_MAX_CNT Register

WDT_CUR_CNT – WATCHDOG CURRENT COUNT REGISTER

									w	/AT(CHD			_				REG	IST	ER											
Addr	ess	= 0>	F007	_000	C																		De	faul	t va	lue	=	0x(0000)_F	FFF
31 30	2	9 28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	. ;	3	2	1	0
BITS	S FIELD S/W RESET NAME ACCESS VALUE																			DE		eld Rip ⁻) TION	1							
31:0		V	VDT_(CUR	_CN	ΙT		F	२०		0x00 _FF		W wa Af dis va	hen atch ter o sabl lue	Urrer WD dog i de-as ed (V of th s a re	T_C is ac ssert VDT e W	UR_ tivat ion o _EN DT_	CN ed. of R IA = MA	Γ rea ESE 0), 1 (_CI	ache T ar the \	s th nd w VD1	e va ⁄hen Γ_C	alue ievei	held r the	in \ wa	tchc	– dog	tim	– ner i	S	

Table 108 WDT_CUR_CNT Register

WDT_RST_LEN – WATCHDOG RESET PULSE LENGTH REGISTER

WDT_RST_LEN controls the duration (pulse length) of the Watchdog Reset signal. This field represents the number of APBCLK cycles for which the Watchdog Reset signal is asserted (Active Low output to the Reset Controller).

	WDT_RST_LEN WATCHDOG RESET PULSE LENGTH REGISTER Address = 0xF007 0010 Defaul																														
A	dre	ss =	0xF	007	_00	10																		De	faul	t va	lue	= 03	<000	0_0	0FF
31	30	. -													16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	TS				IELC Ame	-			S	/W CES		RES VAL				•				•	DE		ELD RIPT	ION	•	•	•		•	•	
3	1:8			Re	serv	ed						0x0 000	_																		
7	:0	0 WDT BST LEN BW 0x0000 Nur														BCLI tive:								•		er R	lese	t sig	nal		

Table 109 WDT_RST_LEN Register



UART MODULE

BASE ADDRESS 0xF008_0000

UART FEATURES

- Separate Transmit / Receive data buffers
- Buffer status flags and interrupts
- RX data error detection and interrupts
- Selectable Baud rate, derived from APBCLK
- Selectable parity, stop bit, word length configuration
- Loopback test function
- Boot Status and Error reporting

Data transmitted and received via the UART_DAT register. When FIFO mode is enabled, a 16-word buffer is enabled in the UART TX and UART RX paths. (Note that separate TX/RX buffers are implemented.)

Data transmission is selected by simply writing to the UART_DAT register. The UART TX buffer provides a TX_BUF_EMPTY flag, which indicates when the buffer is empty. An Interrupt function is also supported, indicating the TX buffer status.

Received data can be read from the UART_DAT register. The RX_BUF_STS flag indicates when the buffer contains new data. An Interrupt function indicates when the RX buffer status exceeds a configurable threshold. Buffer overflow and data error indications are also provided.

During boot-up, the WM0011 generates status and error codes for external monitoring of the start-up process. These status codes are reported via the UART interface, in the form of a single ASCII character code for each condition. See "Boot Sequence Control" for further details.

UART INTERRUPTS

The UART module can generate an interrupt in response to TX or RX Data Buffer conditions, and also in response to RX Error conditions.

The UART Line Status and Interrupt Control registers are illustrated in Figure 34.



Figure 34 UART Interrupts



UART REGISTER MAP

This table illustrates the address map of the UART module.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	UART_DAT	UART Data Register	0x00
Base + 0x04	UART_INT_CTRL	UART Interrupt Control Register	0x00
Base + 0x08 (Write)	UART_FIFO_CTRL	UART FIFO Control Register	0x00
Base + 0x08 (Read)	UART_INT_STATUS	UART Interrupt Status Register	0x00
Base + 0x0C	UART_LINE_CTRL	UART Line Control Register	0x00
Base + 0x10	UART_LOOPBACK_CTRL	UART Loopback Control Register	0x00
Base + 0x14	UART_LINE_STS	UART Line Status Register	0x00
Base + 0x00 (see note)	UART_BAUD_LSW	UART Baud LSW Register	0x01
Base + 0x04 (see note)	UART_BAUD_MSW	UART Baud MSW Register	0x00

Table 110 UART Register Definition

The UART_FIFO_CTRL and UART_INT_STATUS registers both exist at the same address; the applicable description depends on whether the register action is a Read or a Write operation.

The UART_BAUD_LSW and UART_BAUD_MSW registers are supported (instead of UART_DAT and UART_INT_CTRL respectively) when enabled using bit [7] of the UART_LINE_CTRL register.

UART_DAT - UART DATA REGISTER

	UART_DAT UART DATA REGISTER														
Addres	Address = 0xF008_0000 Default value = 0x00														
								7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE			Γ	FIELD DESCRIPT		I						
7:0	UART_DAT	RW	0x00		- received d E - write data							ta bi	uffer	•	

Table 111 UART_DAT Register

UART_INT_CTRL - UART INTERRUPT CONTROL REGISTER

	UART_INT_CTRL UART INTERRUPT CONTROL REGISTER													
Addre	ss = 0xF008_0004									Def	ault v	alue	= 0x00)
BITS	FIELD NAME	S/W ACCESS	RESET VALUE			DE	FIELD SCRIPT		l					
7:3	Reserved													
2	RX_STATUS_INT_ENA	RW	0x0	The R Framir		pt is trigg	ered whe							



	UART_INT_CTRL UART INTERRUPT CONTROL REGISTER														
Addres	Address = 0xF008_0004 Default value = 0x00														
	7 6 5 4 3 2 1 0														
BITS	FIELD NAME	S/W ACCESS	RESET VALUE		E	FIELD DESCRIPT	ION								
1	TX_DAT_INT_ENA	RW	0x0	The T is emp 0 = Dis		ot is trigger	ed v	vhen	eve	r the	тх	data	ı buf	fer	
0	0 RX_DAT_INT_ENA RW 0x0 Enables the RX Data Available Interrupt is triggered whenever data in the RX FIFO reaches the threshold set by RX_FIFO_LIMIT. 0 B 0x0 The RX Data Available Interrupt is triggered whenever data in the RX FIFO reaches the threshold set by RX_FIFO_LIMIT.														

Table 112 UART_INT_CTRL Register

UART_FIFO_CTRL - UART FIFO CONTROL REGISTER

The UART_FIFO_CTRL and UART_INT_STATUS registers both exist at the same address; the applicable description depends on whether the register action is a Read or a Write operation.

The UART_FIFO_CTRL register is defined in Table 113. Note that this definition is valid for register Write operations only.

	UART_FIFO_CTRL UART FIFO CONTROL REGISTER													
Addres	ss = 0xF008_0008			Default value = 0x00										
				7 6 5 4 3 2 1 0										
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION										
7:6 RX_FIFO_LIMIT W 0x0 Sets the RX FIFO limit at which the RX Data Available Interrupt is asserted. 0h = 1 word 1h = 4 words 2h = 8 words 3h = 14 words Only valid in FIFO mode (FIFO_ENA=1). Note that the RX FIFO buffer will hold a maximum of 16 words.														
5:3	Reserved	W												
2	TX_FIFO_FLUSH	w	0x0	Flushes the TX FIFO buffer 0 = Normal TX FIFO operation 1 = Flush TX FIFO Only valid in FIFO mode (FIFO_ENA=1). Note that the FIFO is automatically flushed whenever FIFO_ENA is changed.										
1	RX_FIFO_FLUSH	w	0x0	Flushes the RX FIFO buffer 0 = Normal RX FIFO operation 1 = Flush RX FIFO Only valid in FIFO mode (FIFO_ENA=1). Note that the FIFO is automatically flushed whenever FIFO_ENA is changed.										



	UART_FIFO_CTRL UART FIFO CONTROL REGISTER												
Addres	Address = 0xF008_0008 Default value = 0x00												
	7 6 5 4 3 2 1 0												
BITS	FIELD	S/W	RESET	FIELD									
	NAME	ACCESS	VALUE	DESCRIPTION									
				FIFO mode enable									
				0 = Disabled									
				1 = Enabled									
0	FIFO_ENA	W	0x0	When FIFO mode is enabled, a 16-word buffer is provided in the UART									
				TX and RX data paths.									
				When FIFO mode is disabled, a 1-word buffer is implemented in the									
				UART TX and RX data paths.									

Table 113 UART_FIFO_CTRL Register

UART_INT_STATUS - UART INTERRUPT STATUS REGISTER

The UART_FIFO_CTRL and UART_INT_STATUS registers both exist at the same address; the applicable description depends on whether the register action is a Read or a Write operation.

The UART_INT_STATUS register is defined in Table 114. Note that this definition is valid for register Read operations only.

	UART_INT_STATUS														
A .1.1		U/	ART INTER	RRUPT STATUS REGISTER											
Addres	ss = 0xF008_0008			Default value = 0x00											
				7 6 5 4 3 2 1 0											
BITS	FIELD	S/W	RESET	FIELD											
	NAME	ACCESS	VALUE	DESCRIPTION											
				UART FIFO Enable status											
7:6	FIFO ENA STS	R	0x0	00 = Disabled											
7.0			0,0	11 = Enabled											
				All other codes are Reserved											
5:4	Reserved	R													
3:1	INT_STATUS	R	0x0	UART Interrupt Status Description 0h = Modem Status Change Interrupt (Priority 4) 1h = TX Buffer Empty Interrupt (Priority 3) 2h = RX Data Available Interrupt (Priority 2a) 3h = RX Line Status Interrupt (Priority 1) 6h = RX Timeout Interrupt (Priority 2b) - see note below Only valid when INT_STS_N=0. This field provides an indication of the highest-priority UART Interrupt. Priority '1' is highest priority. The RX Timeout Interrupt occurs if received data is not read from the UART_DAT register within a timeout period (equal to 4 x UART Character Period).											
0 INT_STS_N R 0x0 UART Interrupt Status 0 = UART Interrupt is asserted 1 = UART Interrupt is not asserted Note that, when a UART Interrupt is asserted (INT_STS_N=0), the INT_STATUS field provides an indication of the highest priority ena and asserted UART Interrupt.															

Table 114 UART_INT_STATUS Register



PD, Rev 4.1, August 2013

	UART_LINE_CTRL UART LINE CONTROL REGISTER											
Addres	ss = 0xF008_000C			Default value = 0x00								
				7 6 5 4 3 2 1 0								
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION								
7 BAUD_REGS_CTRL RW 0x0 1 = Enabled 7 This bit must be set to '1' in order to access the UART_BAUD_LSW and UART_BAUD_MSW registers.												
6	TX_BREAK_ENA	RW	0x0	UART TX Break control 0 = Disabled 1 = Enabled (forces TX output low)								
5:3	PARITY_BITS	RW	0x0	UART Parity select 0h = No parity 1h = Odd parity 3h = Even parity 5h = Parity bit set to '1' 7h = Parity bit set to '0'								
2	STOP_BITS	RW	0x0	UART Stop Bit select 0 = 1 stop bit 1 = 1.5 stop bits (5 bit mode) or 2 stop bits (other modes)								
1:0	WORD_LEN	RW	0x0	UART Word Length control 0h = 5 bits								

UART_LINE_CTRL - UART LINE CONTROL REGISTER

Table 115 UART_LINE_CTRL Register

UART_LOOPBACK_CTRL - UART LOOPBACK CONTROL REGISTER

	UART_LOOPBACK_CTRL UART LOOPBACK CONTROL REGISTER													
Address = 0xF008_0010 Default value = 0x0											= 0x0	0		
	7 6 5 4 3 2 1 0													
BITS	FIELD NAME	S/W ACCESS	RESET VALUE			FIELD DESCRIPT								
7:5	Reserved													
4	UART_LOOPBACK_EN A	RW	0x0	0 = Disa 1 = Ena When L externa	bled oopback mode	ol e is enabled, the L d internally to the								I
3:0	Reserved													

Table 116 UART_LOOPBACK_CTRL Register



UART_LINE_STS - UART LINE STATUS REGISTER

The UART_LINE_STS register contains status bits indicating TX or RX Data Buffer conditions, and RX Error conditions. Many of these bits are inputs to the UART Interrupt function, as illustrated in Figure 34.

Note that, if an RX Error condition is detected, then the associated data word will be discarded. The applicable Error Status bit(s) will be set, and will remain set until a subsequent data word is successfully received.

	UART_LINE_STS UART LINE STATUS REGISTER											
Addres	ss = 0xF008_0014			Default value = 0x00								
				7 6 5 4 3 2 1 0								
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION								
7	RX_DAT_ERR	RO	0x0	RX Data Error Status 0 = No Error 1 = RX Parity, Framing, or Transmission Break error This bit is set to '1' when an RX Break Error, RX Frame Error, or RX Parity Error is detected. It can only be cleared to '0' when a subsequent data word is successfully received.								
6	TX_IDLE_STS	RO	0x0	TX Idle Status 0 = TX Data buffer not empty and UART output is active 1 = TX Data buffer is empty and UART output is idle								
5	TX_BUF_EMPTY	RO	0x0	TX Data Buffer Status 0 = TX Data buffer not empty 1 = TX Data buffer is empty								
4	RX_BREAK_ERR	RO	0x0	RX Break Error Status 0 = No Error 1 = RX Break Error This bit is set to '1' when an RX Break Error is detected. It can only be cleared to '0' when a subsequent data word is successfully received.								
3	RX_FRAME_ERR	RO	0x0	RX Framing Error Status 0 = No Error 1 = RX Framing Error This bit is set to '1' when an RX Frame Error is detected. It can only be cleared to '0' when a subsequent data word is successfully received.								
2	RX_PARITY_ERR	RO	0x0	RX Parity Error Status 0 = No Error 1 = RX Parity Error This bit is set to '1' when an RX Parity Error is detected. It can only be cleared to '0' when a subsequent data word is successfully received.								
1	RX_OFL_ERR	RO	0x0	RX Data Overflow Status 0 = No Error 1 = RX Overflow Error This bit is set to '1' when an RX Data Overflow Error is detected. It can only be cleared to '0' when a subsequent data word is successfully received.								
0	RX_BUF_STS	RO	0x0	RX Data Buffer Status 0 = No RX data to read 1 = RX Data is available to read								

Table 117 UART_LINE_STS Register



UART_BAUD_LSW - UART BAUD LSW REGISTER

Note that the Address of this register is the same as the UART_DAT register. The UART_BAUD_LSW register is only accessible when BAUD_REGS_CTRL=1 (see UART_LINE_CTRL register).

	UART_BAUD_LSW UART BAUD LSW REGISTER													
Addres	Address = 0xF008_0000 Default value = 0x01													
					7	6	5	4	3	2	1	0		
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPT										
7:0 UART_BAUD [7:0] RW 0x01 Least Significant Word (LSW) of the UART Baud Rate divisor. UART Baud Rate = [APBCLK frequency] / 16 x UART_BAUD.														

Table 118 UART_BAUD_LSW Register

UART_BAUD_MSW - UART BAUD MSW REGISTER

Note that the Address of this register is the same as the UART_INT_CTRL register. The UART_BAUD_LSW register is only accessible when BAUD_REGS_CTRL=1 (see UART_LINE_CTRL register).

	UART_BAUD_MSW UART BAUD MSW REGISTER													
Address = 0xF008_0004 Default value = 0x00													x00	
							7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE			FIELD DESCRIPT	ION							
7:0	UART_BAUD [15:8]	ignificant Word (MS Baud Rate = [APBC												

Table 119 UART_BAUD_MSW Register



SERIAL PERIPHERAL INTERFACE (SPI) MODULE

BASE ADDRESS 0xF030_0000

SPI FEATURES

- Configurable Data/Clock phase and Clock polarity
- Data word length can be on 8, 16, 24, 32 or 64 bits
- Selectable data bit ordering (LSB first or MSB first)
- Polarity selection for the Slave Select (SPISS) signal
- Programmable soft reset capability
- Selectable "auto-retransmit" mode
- Selectable "early-tx-data transition" mode
- Byte-packing options
- Multiple Transfer mode allowing multiple data words per SPISS assertion
- Master Mode Slave Select "shaping" (configurable SPISS set-up, hold and wait times)

SPI MASTER MODE

The SPI_MISO pin direction is Input.

The SPISS, SPISCLK, and SPIMOSI pins are driven as Outputs, but only during an actual data transfer. After a master data transfer has completed, these signals are tri-stated. This allows for lower power usage, and for usage in a multi-master SPI scenario.

Note that the above behaviour can be adjusted using the SPI_MM_MODE register (see Table 121), which allows constant driving of these master mode output signals whenever the SPI block is enabled.

The SPI Master mode is selected by setting SPI_MODE=0. The user should configure the desired SPISCLK, <u>SPISS</u>, and MISO/MOSI parameters, and lastly set SPI_ENA=1 to enable the SPI module.

The SPI module will then be in Master mode, and will initiate a SPI data transfer when data is written to the SPI_DAT data register. The outgoing SPI_DAT data is double-buffered, allowing for the queuing of the "next word" to be transferred, while the current word is being shifted out.

SPI SLAVE MODE

The SPISS, SPISCK, and SPIMOSI pin direction is input.

The SPIMISO pin is driven as Output, but only during an actual data transfer. After a slave data transfer has completed (i.e. de-assertion of SPISS by the master), this signal is tri-stated. This allows for usage in a multi-slave SPI scenario.

The SPI Slave mode is selected by setting SPI_MODE=1. The user should configure the desired SPISCLK, SPISS, and MISO/MOSI parameters, and lastly set SPI_ENA=1 to enable the SPI module.

The SPI module will then be in Slave mode, and will wait for a SPI data transfer from an external master. Once initiated, the incoming data bits are shifted in until one word is received. The incoming data word is placed in a holding register, allowing for the reception of the serial bits of a "new current word", while the previous word is being queued for transfer to the AHB system side.

SPISCLK (CLOCK) CONFIGURATION

In SPI Master mode, the SPI Clock Divisor register SPI_SCLKDIV is used to control the frequency of SPISCLK. The register stores a 16-bit parameter that supplies the initial value for the clock generator counter. The derived frequency for SPISCLK is:

[AHBCLK frequency] / (SPI_SCLKDIV+1) * 2

In SPI Master mode, the maximum supported SPISCLK frequency is [AHBCLK frequency] / 8.



In SPI Slave mode, there is an asynchronous clock domain crossing between the incoming SPISCLK clock and the AHB clock, as well as SPISS detection that is synchronized to the AHB clock. The synchronization to the AHB clock domain places a restriction on the maximum rate of SPISCLK, and set-up and hold requirements on SPISS.

In SPI Slave mode, the AHBCLK frequency must be faster than the SPISCLK frequency.

Software can select the SPICLK phase and polarity using the register bits MSTR_CLK_POL and MSTR_CLK_PHASE in Master mode, or SLV_CLK_POL and SLV_CLK_PHASE in Slave mode. These can be found in the SPI_CFG register.

The selectable options are illustrated in Figure 35 and Figure 36, showing an 8-bit SPI transfer.

When SLV_CLK_PHASE=0, the Slave begins sourcing the first bit of data as soon as SPISS is driven active. When MSTR_CLK_PHASE=0, the Master will drive the first bit out at the beginning of the clock cycle. The receiving device should sample the first data bit on the first transition of the clock.

CYCLE	1	2	3	4	5	6	7	8	
SPISCLK (*_CLK_POL=0)									
SPISCLK (*_CLK_POL=1)									
SPIMOSI	1	2	3	4	5	6	7	8	
SPIMISO	1	2	3	4	5	6	7	8	
SPISS									

When SLV_CLK_PHASE=1, the Slave begins sourcing the data as soon as SPISS is driven active. When MSTR_CLK_PHASE=1, the Master will drive the first bit out at the beginning of the cycle, corresponding to the first transition of the clock. The receiving device should sample the first data bit on the second transition of the clock.

CYCLE	1	2	3	4	5	6	7	8	
SPISCLK (*_CLK_POL=0)									
SPISCLK (*_CLK_POL=1)									
SPIMOSI	1	2	3	4	5	6	7	8	<u> </u>
				1	1	r			
SPIMISO	1	2	3	4	5	6	7	8	
SPISS]								

Figure 36 SPI Protocol with CLK_PHASE=1



Figure 35 SPI Protocol with CLK_PHASE=0

MISO/MOSI (DATA) CONFIGURATION

The SPI_CFG configuration register contains control parameters for the MOSI/MISO data.

The BIT_ORDER register selects whether data is transmitted MSB-first or LSB-first.

The WL_1 [1:0] and WL_2 fields select the data word length. The word length can be 8, 16, 24, 32 or 64 bits. The transmission of WL bits is one "transfer". The SPI Slave Select (\overline{SPISS}) remains asserted for the entire word transfer length.

Note that 64-bit mode (WL_2=1) is only valid for DMA transfers.

SPISS (SLAVE SELECT) PROTOCOL

The SPI module supports two different SPISS protocols. These are the 'Single-Word' transfer mode and the 'Multiple Word' transfer modes.

In Master mode, the SPI_MT_ENA bit controls whether the SPISS signal de-asserts between each word transfer (single-word transfers), remains asserted over multiple word transfers.

Setting SPI_MT_ENA=1 selects the function of the SPI module continually asserting SPISS over multiple word transfers. When SPI_MT_ENA=0, the SPI module will treat each data transfer as a separate sequence of SPISS assertion, SPISCLK/MOSI data transfer, SPISS de-assertion.

Note that, in Slave mode, there is no unique concept of Multiple-Transfer mode (multiple data transfers per single SPISS assertion). The SPI module will simply accommodate whatever is presented on the SPI bus, and move a data word as soon as all the bits are received, regardless of whether SPISS is de-asserted between words.

When 'Multiple Word' transfer mode is selected in Master mode, the SPISS signal will assert upon the first data transmission (same as in single-word mode). After completion of the first data word transmission, SPISS remains asserted. Subsequent writes to the SPI_DAT register simply perform further data word transmissions (SPISCLK/MOSI data transfers), and the SPI module remains in this state indefinitely.

When 'Multiple Word' transfer mode is selected in Master mode, there are three methods by which the SPISS line may be de-asserted:

- De-select Multiple Transfer mode (set SPI_MT_ENA=0). Slave Select (SPISS) is deasserted and the Master Mode state machine is returned to 'Idle'. Subsequent SPI transfers will be single-word, unless the SPI_MT_ENA bit is once again set to '1'.
- Re-arm the Multiple Transfer mode by writing a '1' to SPI_MT_IDLE. Slave Select (SPISS) is de-asserted and the master mode state machine is returned to 'Idle'. This effectively does the same thing as (1) above, but without ever leaving the Multiple Transfer mode.
- 3. Select automatic re-arming of the Multiple Transfer mode each time the transfer count (SPI_BP_CNT) is reached. This is valid for byte-packing mode only, and must always be selected when Multiple Transfer mode and Byte-Packing modes are both enabled. This effectively does the same thing as (2) above, but without having to write to the SPI_CTRL register to de-assert SPISS. This function is controlled via register bit BP_MT_ENA.

Note that the request to exit the Multiple Transfer mode is queued, and not immediate. If there is a current transfer in progress, or more outgoing data queued, then SPISS will remain asserted until the outgoing data transmission has completed. The request to exit or re-arm Multiple Transfer mode will occur after transmission of the queued data has completed.

The Single-Word transfer protocol is illustrated in Figure 35 and Figure 36. The Multiple-Word transfer protocol is illustrated in Figure 37.



CYCLE	1	2	3	4	5	6	7	8		1	2	3	4	5	6	7	8		
SPISCLK (*_CLK_POL= <u>0)</u>																			
SPISCLK (*_CLK_POL=1)																			
RX data MOSI (slave mode), MISO (master mode)	1	2	3	4	5	6	7	8	Х	1	2	3	4	5	6	7	8		
TX Las MOSI (master mode), [1													٦
TX data MOSI (master mode), MISO (slave mode)	1	2	3	4	5	6	7	8	3	1	2	3	4	5	6	7		8	
SPISS																			

Note: The incoming (RX) And outgoing (TX) data is shown following the standard protocol of transitioning on 'Launch' edges of SPISCLK. This is configurable using the *_CLK_PHASE bits.

Figure 37 Multiple Transfer Mode

SPISS (SLAVE SELECT) CONFIGURATION AND TIMING CONTROL

The SPI_SS_CFG register is used to control the SPISS signal protocol, allowing user selection of the SPISS signal polarity, set-up and hold timing between SPISS and SPISCLK, and the wait periods between back-to-back transfers.

SS_POL selects the polarity, which may be either Active-High or Active-Low SPISS assertion.

SS_SETUP determines the minimum wait-time from assertion of SPISS to the first SPISCLK transition. Note that the minimum setup time is also constrained as described in the "Signal Timing Requirements" section.

<u>SS_HOLD</u> determines the wait-time between the last SPISCLK transition and the de-assertion of <u>SPISS</u>. Note that the minimum wait time time is also constrained as described in the "Signal Timing Requirements" section.

SS_WAIT determines the wait-time between successive data transfers in single-transfer mode (SPI_MT_ENA = 0). This parameter allows insertion of a chip select pause, to allow downstream slaves to offload their recently-received data.

SCLK_WAIT determines the wait-time between successive data transfers in multiple-transfer mode (SPI_MT_ENA = 1). Note that the SPISS signal is not de-asserted during the SCLK_WAIT period. This parameter allows insertion of a clock pause, to allow downstream slaves to offload their recently received data.

The SPISS signal control timings are measured in numbers of SPISCLK clock cycles, and are illustrated in Figure 38.





Figure 38 SPISS (Slave Select) Timing Diagram

EARLY TRANSMIT DATA PHASE

For circumstances where the SPI port is to be run at a high speed, and there is possibility of long delays between the launch edge and transition of transmitted data, an 'Early Transmit Data Phase' mode is provided.

The Early Transmit Data Phase mode is enabled by setting the TX_PHASE bit in the SPI_CFG register. This control bit affects the transmitted data (SPIMISO) in SPI Slave Mode. Note that the Early Transmit Data Phase mode is supported in SPI Slave Mode only.

When Early Transmit Data Phase mode is enabled, the effect is that the transmitted data transitions half an SPISCLK period early. This allows for a full period of setup time to the 'capture' SPISCLK edge, instead of only half a period of set-up time. The gain in set-up margin is countered by a loss in hold margin. Users should ensure appropriate setup and hold constraints at the ASIC level if this mode is to be used.



CYCLE		1	2	3	4	5	6	7	8		1 2	3	4	. 5	5 6	3	7	8		
SPISCLK (*_CLK_POL=0)																				
SPISCLK (*_CLK_POL=1)																				
SPIMOSI (Slave Mode RX dat	ta)	1	2	3	4	5	6	7	8	X	1 2	3	4	. 5	5 6	3	7	8		
SPIMISO (Slave Mode TX dat	a) 1	2	2 3	3 4	5	6	7	8		1	2	3	4	5	6	7	8		Х	<u> </u>
SPISS																				

Note: The incoming (RX) data is shown following the standard protocol of transitioning on 'Launch' edges of SPISCLK. The outgoing (TX) data transitions half an SPISCLK cycle early, on the 'Capture' edges of SPISCLK.

Figure 39 Early Transmit Data Mode (SPI Slave Mode only)

AUTOMATED RE-TRANSMISSION OF DATA WORD

Upon detection of an Underclock (UCLK_ERR) error (see Table 124), the default behavior of the SPI module is to reset the bit counters and the transmit side holding buffers, assuming that software must re-load the word that did not complete transmission due to the UCLK_ERR error. Note that the receive side holding buffers are not reset, and contain the data word received from the last good transfer.

An optional mode is provided by setting the SPI_UCLK_MODE bit in the SPI_CTRL register. When set, the reset of the transmit side holding buffers due to UCLK_ERR error is disabled, and the word that did not complete transmission remains queued for transmit.

DOUBLE-BUFFERED TRANSMIT

A double-buffered transmit feature is provided, allowing support for slower SPISCLK rates, helping to ensure there is enough time for the transmit buffer architecture to queue up each word for transmission. This effectively makes two final-stage shift-register buffers, actively shifting one buffer while queuing data in the other.

This feature is controlled by the TX_DBL_BUF_ENA register bit (see Table 122).



SPI BYTE-PACKING

The SPI module interface to the AHB bus is 64-bit width. The external SPI data bus format typically uses smaller data widths (down to 8-bit size). To allow more efficient use of AHB bus bandwidth in cases where the SPI bus word size is small compared to the AHB bus width, a byte-packing feature is provided.

The byte packing process employs a data buffering stage, in which the 64-bit AHB bus width is filled with smaller-width SPI words. The precise packing format depends upon the applicable SPI word length.

In the case of SPI Receive (RX) path, SPI words are loaded into a buffer, which is transferred onto the AHB bus when sufficient SPI words have been 'packed'.

For SPI Transmit (TX), the 64-bit AHB data is loaded into a buffer, for transmission in smaller-sized blocks via the SPI protocol.

The SPI byte-packing feature is enabled by setting the BP_ENA control bit. When byte-packing is enabled, the 64-bit AHB bus width is packed as shown in Figure 40, according to the applicable SPI word length.

0	I
Byte 3 Byte 2 Byte 1 Byte 0	8-bit Word Packing
Word 1 Word 0	16-bit Word Packing
00h Word 0	24-bit Word Packing
Word 0	32-bit Word Packing
	Byte 3 Byte 2 Byte 1 Byte 0 Word 1 Word 0 00h Word 0

Figure 40 Byte Packing for different SPI Word Lengths

The Byte Packing State Machine will handle and control movement of data between the Byte Packing holding registers and the SPI holding registers. It also generates a specific Byte-Packing Interrupt and manipulates the DMA handshake signaling such that Interrupt requests and DMA requests are synchronized to the larger-capacity Byte Packing holding registers.

The state machine also handles instances where the total number of words to be packed does not fit precisely into full 64-bit AHB width; the user does not need to make any specific provision for this.

In SPI Master mode, the SPI_BP_CNT register is used to specify the total number of words to be transferred in Byte-Packed format. Note that, to avoid a lock-up, the number of words must be known and configured before the transfer commences.

In SPI Slave mode, the SPI_BP_CNT register provides readback of the number of words that have been transferred. The readback is only valid after the byte-packed transfer has completed, which is detected when SPISS is de-asserted.

In Master and Slave modes, the SPI_BP_CNT_RAW register provides readback of the number of words that have been transferred during the active transfer; the register can be read at any time during the transfer.

Note that, when Multiple Transfer mode is enabled in SPI Master mode, and Byte Packing is also enabled, the BP_MT_ENA register bit must be set to 1.



SPI DMA OPERATIONS

DMA operations associated with the SPI interface are controlled by the SPI_DMA_CTRL register.

For DMA handshake in Master or Slave modes, the SPI_DMA_CTRL register bits must be set for the desired operation:

The WR_RQST_ENA bit enables the DMA Write request handshake, which indicates the transmit buffer is empty and ready for more data.

The RD_RQST_ENA bit enables the DMA Read request handshake, which indicates the receive buffer is full and needs to be read.

In the case where byte-packing is disabled (BP_EN=0), the DMA requests are based on the normal buffer status (empty, full) – ie. mimics the function of the CYC_DONE status.

When byte-packing is enabled (BP_EN=1), the DMA requests are based on the packed BP 64-bit buffer status (empty, full), OR on the determination that the byte-packed transfer is done – ie. it mimics the function of the BP_DONE status.

The CYC_DONE and BP_DONE registers are held within the SPI_STATUS register.



SPI CONTROL SEQUENCES

Typical control sequences for SPI data transmission are illustrated on the following pages.

Note that the different figures illustrate the configurable handling of the Underclock Error (UCLK_ERR) condition, which is selectable as described in Table 124.



Figure 41 Normal SPI Transmission – No Errors



WM0011



Underclock error - UCLK_ERR = 0

Following an Underclock Error, the user determines what data to send next. Both tx_buffer and the holding register must be primed before the next CYC_DONE. It is recommended that this is done during the UCLK ERR interrupt.

Figure 42 SPI Transmission with Underclock Error, UCLK_ERR=0



WM0011



Underclock error - UCLK_ERR = 1

Following an Underclock Error, the data in both the tx_buffer register and the holding register are retained, and the word being transmitted at the time of the Underclock error is re-transmitted to the MOSI/MISO output.

Figure 43 SPI Transmission with Underclock Error, UCLK_ERR=1



SPI INTERRUPTS

The SPI module can generate an interrupt when any of the conditions described in the SPI_STATUS register occurs. The interrupt conditions provide status indications of the SPI bus transactions, and are summarised below.

- TX_UFL_ERR (Write Underflow Error): the outgoing data buffer did not get loaded with new data since the last transmission, and another transmission began.
- RX_OFL_ERR (Read Overflow Error): the incoming data buffer did not get off-loaded since the last reception, and was overwritten with another incoming data word.
- SS_LE (Leading Edge): the assertion of SPISS was detected.
- SS_TE (Trailing Edge): the de-assertion of SPISS was detected.
- CYC_DONE: a transfer cycle of one word (WL bits) has completed.
- UCLK_ERR (Underclock Error): the de-assertion of SPISS occurred with fewer than WL bits sent/received.
- BP_DONE: a transfer of 'n' words in a byte-packed transfer has completed, indicating that the Byte Packing holding register is full (RX) or empty (TX).

The SPI_INT_STS bit is the logical OR of the enabled status bits. For the interrupt to propagate (to the Interrupt Module and to the HiFi2 EP[™] DSP core), the SPI_INT_ENA bit must also be set.

The SPI interrupt control registers are illustrated in Figure 44.



Figure 44 SPI Interrupts



SPI REGISTER MAP

This table illustrates the address map of the AHB SPI module

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	SPI_CTRL	SPI Control	0x0000_0000
Base + 0x08	SPI_CFG	SPI Configuration	0x0000_0200
Base + 0x10	SPI_SCLKDIV	SPI Clock Division	0x0000_0008
Base + 0x28	SPI_STATUS	SPI Status	0x0000_0000
Base + 0x30	SPI_SS_CFG	SPI Slave Select Configuration	0x0000_0000
Base + 0x38	SPI_DAT	SPI Data	0x0000_0000
Base + 0x40	SPI_INT_CTRL	SPI Interrupt Control	0x0000_0034
Base + 0x48	SPI_DMA_CTRL	SPI DMA Control	0x0000_0000
Base + 0x50	SPI_BP_CNT	SPI Byte Pack Word Count	0x0000_0000
Base + 0x58	SPI_BP_CNT_RAW	SPI Byte Pack Raw Word Count	0x0000_0000

Table 120 SPI Register Definition

SPI_CTRL - SPI CONTROL REGISTER

				SPI		PI_C			STE	R															
Addres	ss = 0xF030_0000															De	fa	ult	valı	ue	= 03	x0	000	00	00
31 30	29 28 27 26 25 24 23	22 21	20	19 18	17	16 ⁻	15 ⁻	14	13	12	2 11	1(0	9	8	7	6	; ;	5	4	3	:	2 .	1	0
Bits	Field	S/W	F	Reset										Fie	ld										
	Name	Acces	s١	Value								D)e:	scr	ipt	ion									
31:9	Reserved			0																					
8	SPI_UCLK_MODE	RW		0x0	0 = the 1 = res	lects = On = wor = On set, se mains	a U0 d tha a U0 the	CLK at w CLK e wo	(_EF as t (_EF ord t	RR trar RR	erro nsmi erro	r, th tting r, th	ne t g w ne t	rans hen rans	smit the smit	t hol UC t hol	dir LK dir	ng ro Ceri ng ro	egis ror (egis	ster occ ster	urre doe	ed es	is lo not :	st. get	
7	SPI_MM_MODE	RW		0x0	0 = SP 1 =	ulti-Ma = Mul PIMO = Sing PIMO	lti-Ma SI lir gle-N	aste nes Mas	er m whe	ode en a	e, alv a tra	way nsfe	vs ti er i	ri-sta s co	ate mpl	the ete.	SF	ISS	s, s						
6	SPI_MT_ENA	RW		0x0	0 =	ıltiple = Ger = Ger	nerat	te s	ingle	e tr	ansf	ers	(de	e-as	ser	t SP	IS	S at	fter	ea	ch tr).	
5	SPI_MT_IDLE	wo		0x0	Wr as	ultiple iting sertin achine	a '1' ng th	' to e S	this PIS	bit	re-a	rms	s th	e M	ultip	ole 1	٢ra	nsfe	er o	pei	atio				e
4	Reserved			0x0																					
3	SPI_MODE	RW		0x0	0 =	PI Mo = Mas = Slav	ster \$	SPI	mo																
2	SPI_LOOPBACK_ENA	RW		0x0	0 = 1 =	ernal = Nor = Seri verse	mal ial in	ope iput	eratio	on. ink	ed to						(ir	nter	nal	sig	nalir	ng	; doe	es r	not



			SPI C	PI_CTRL TROL REGISTER					
Addre	ss = 0xF030_0000			De	fault value = 0x0000_0000				
31 30	29 28 27 26 25 24 23	22 21 20) 19 18	16 15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0				
Bits	Field	S/W	Reset	Field					
	Name	Access	Value	Description					
				PI Interrupt Enable; selects whether SPI_I	NT_STS will cause an				
1	SPI INT ENA	RW	0x0	errupt, or not.					
'		1	0.00	Disable the interrupt line.					
		1 = Enable the interrupt line to the CPU.							
				Pl Module Enable					
0	SPI_ENA	RW	0x0	= Disabled					
				= Enabled					

Table 121 SPI_CTRL Register

SPI_CFG – SPI CONFIGURATION REGISTER

											SPI	CON		-	_CF		EG	SIST	ER													
Addres	ss =	0xF	030	00_0	08																			De	fau	lt '	val	ue	= 0>	k0(000_0	0200
31 30	29	28	27	26	25	24	23	22	21	20) 19	18	17	16	15	14	1:	3 12	11	10		9	8	7	6	ł	5	4	3	2	2 1	0
BITS				IELI					S/W CES	s	RES VAL									DE		FIEI		ION								
31:14			Re	eserv	ed						0																					
13		E	3P_	MT_	ENA			F	RW.		0x	0	0 = 1 = Thi mo (By Mu	: Di : Er is b de: /te iltip	sable nable bit mu s are Pack le Tr	ed Ist b bot ing ansf	e s h e mo	Aultip set to enabl ode is mod e is so	o 1 w ed ir s sele e is s	hen I SPI ecteo seleo	By IN du	/te F /last using ed us	ac er I g B	Mod P_E g SF	e. ENA PI_N	.; ИТ_		•	e Tra	ans	sfer	
12			Bł	P_EN	١A			F	RW		0x	0	0 =	: Di	backi sable nable	ed	no	de														
11			Re	eserv	ed						0x	0																				
10		тх_	DBI	BL	JF_E	ENA		F	RW		0x	0	0 = buf 1 =	: Di ffer : Er	sable	e do dou	du Jbl		ffer; ffer; '	singl ping	J-F	ong	" 이	n sh	ift r	eg	iste	er tra	ansr	nit	e que : outp tios)	Ũ
9			TX_	_PH#	ASE		NA RW				0x	1	0 = edg 1 = soc of I	: Di ge (: Er one aui te t	sable of SF nable r tha nch e that E	ed - PISC d - c n the edge Early	no Lk out e r) (T	K tput c norma	tran: lata f al pro mit m	smit rans otocc	siti ol is	ons (i.e.	oco trai / si	cur I nsiti uppo	half on orte	ar on	i SI ca∣	⊃IS(ptur	CLK e ec	i po dge	ne lau eriod e inst Mode	ead



											SP				PI_C			EGI	IST	TER	2													
Addr	ress	= 0x	F03	0_00	08																-					De	fau	lt v	alue	, =	= 0x	000	0_0	200
31 30	0 29	28	27	7 26	25	24	23	22	21	20	19	9 18	17	1	6 1	15	14	13	1	2	11	10	9		8	7	6	5	4		3	2	1	0
BITS	\$			FIELD					S/W CES	s												DE		IEL CRI		ON								
8				WL_2					RW)x0	W 0 1	= = ;	d Le Use Sele tha	WL ect 6	1 64-b	[1:0 pit w)] t /or	o de d le	eter ngt	ion), rmin h	, u: e v	se v vor	with d le	n W engt	L_1 h	-	-	tra	nsfe	ers.		
7		SL	V_0	V_CLK_PHASE RW							(0x0	Se m su or 0	ele od ubs fa = \	ve M ects le. T sequ alling Valio Valio	the he uent g) of d or	tim defi t da f su n the	ing initio ta b cce e firs	of on oits ss	the des are ive SPI	SP scril e ali SP SC	bes igne ISCI LK t	the d v LK	e tir with cyc nsit	nin the cles ion	g of e co s. aft	f the orre: er S	e firs spo PIS	st da ndin S a:	ita ig e sse	bit edg erte	only e (ie	/; e. ri:	
6		S	SLV_	_CLK	.K_POL				RW		(0x0	0	= ;	/e M SPIS SPIS	SCL	_K is	s Lo	w	(0)	in i													
5		MS ⁻	TR_	CLK_	_PH	ASE		F	w		()x0	Se M or ris 0	ele las nly sin = `	ster f ects ster r ; sul g or Valio Valio	the moc bse fall d or	tim de. que ling n the	ing The ent c) of e firs	of de dat su st	the efini ta bi Icce SPI	SP tior its a ssi SC	n de are a ve S LK t	scr alig SPI trai	ribe gne SC nsit	es th d w LK ion	ne t rith cyc aft	imin the les. er S	ig o cori PIS	f the resp S a:	e fii on sse	rst o ding erte	data g ec	ı bit Ige	
4		M	STF	R_CLF	<_P	OL		F	RW		(0x0	0	= ;	ster I SPIS SPIS	SCL	_K i	s Lo	w	(0)	in i	ts in												
3			BIT	_ORI	DER	2		F	RW		(0x0	0	=	st Bi Data Data	a is	MS			t														
2			SP	I_RE	SET			F	RW		(0x0	0 1 St	= = tat	lule Norr Forc us re ster	mal ce s egis	ope oft i ster	rese is c	et d	of m														'
1:0				WL_^	1			F	RW		(0x0	00 01 10) = 1 =) =	rd Le = 8-b = 16- = 24- = 32-	oit w -bit -bit	vord wor wor	len dle dle	ngti eng eng	gth gth														

Table 122 SPI_CFG Register



SPI_SCLKDIV – SPI CLOCK DIVISION REGISTER

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

Note that this register can be written and updated prior to software download using the "PLL Configuration Download" code packet.

										SPI		-	_SC				STE	R											
Addres	ss =	0xF	030_0	010																		De	faul	lt ۱	value	= 0	x00(0_0	800
31 30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	5 4	3	2	1	0
BITS			FIEL	-	•		S/W RESET FIELD ACCESS VALUE DESCRIPTION 0 0											•											
31:16			Reser	ved						0)																		
15:0		SI	PI_SCI	_KDI	V		F	۶W		0x00	008	nu 00 00 FF	mbe 00h 01h 02h	r of = 1 = 2 = 3 = 6	AHE cloc cloc cloc 553 SPI	BCLI k cy k cy k cy 6 clc SCL	K cy cle cles cles ock o	rcles ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	in ea es ency	ach ratio	pha: o = (se of	f the	S	on. Th PISCI	LK a	outpu		he

Table 123 SPI_SCLKDIV Register

SPI_STATUS – SPI STATUS REGISTER

The SPI_STATUS register is defined in Table 124.

Four status bits in the SPI_STATUS register give an indication of the status of each word transferred. The table below shows some typically expected status, assuming that the status bits are cleared to '0' by software after being read (i.e. reset the status for each transfer).

SS_LE	UCLK_ERR	CYC_DONE	SS_TE	INTERPRETATION
1	0	1	0	First word of a transfer completed – it may be a multiple-word transfer, or it may be a single-word transfer and the chip select has yet to be de-asserted.
1	0	1	1	Single-word transfer completed and chip select has already de- asserted
0	0	0	1	Chip select was de-asserted.
1	1	0	1	Underclock error, single-word transfer (not enough bits sent prior to de-assertion of chip select)
0	0	1	0	Subsequent word of a multiple-word transfer completed – there may be more words to come, or it may be the last word and the chip select has yet to be de-asserted.
0	0	1	1	Last word of a multiple-word transfer completed and chip select de- asserted
0	1	0	1	Underclock error on subsequent or last word of a multiple-word transfer
x	1	1	1	Underclock error on the 'next' word transfer, before s/w could clear the CYC_DONE status of the previous word. This could occur because Underclock detection is possible within one bit time of the previous successful transfer.



				SPI_STATUS STATUS REGISTER
Addres	ss = 0xF030_0028			Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:15	Reserved		0	
14:12	SPI_CURRENT_STS	RO	0x0	Raw status of the SPI master state machine's "current_state" register: 000 = IDLE 001 = CSSETUP 010 = TRANSFER 011 = CSHOLD 100 = CSWAIT 101 = CKWAIT 110 = MTRANS 111 = CSBEGIN
11	Reserved		0x0	
10	RX_BUF_FULL	RO	0x0	Raw indicator of Rx incoming holding register status 0 = No data in holding register 1 = Holding register contains a valid data word
9	TX_BUF_FULL	RO	0x0	Raw indicator of Tx outgoing holding register status 0 = Holding register ready for new data word 1 = Tx Buffer is full
8	TX_UFL_ERR	R/W1C	0x0	 Write Underflow Error indication: indicates that the outgoing data buffer did not get loaded with new data since the last transmission, and another transmission began. 0 = No Write Underflow since this bit was cleared 1 = Write Underflow detected This bit is cleared by writing a '1' to it. This bit is a sticky status bit, and will set upon meeting the condition regardless of the state of its corresponding interrupt enable TX_UFL_ERR_INT_ENA.
7	BP_DONE	R/W1C	0x0	Byte Packing Transfer Done: indicates a request for more packed data. This bit is set when the Byte Packing Holding Register is full (RX) and empty (TX), or when the current transfer of multiple byte-packed words is complete. 0 = Byte Packing Transfer is not complete 1 = Byte Packing Transfer is complete Only valid if byte packing is enabled (BP_EN = 1). This bit is cleared by writing a '1' to it. This bit is a sticky status bit, and will set upon meeting the condition regardless of the state of its corresponding interrupt enable BP_DONE_INT_ENA.
6	SS_TE	R/W1C	0x0	Slave Select Trailing Edge Detect: 0 = no SPISS de-assertion detected since this bit was cleared 1 = the SPISS de-assertion has been detected This bit is cleared by writing a '1' to it. This bit is a sticky status bit, and will set upon meeting the condition regardless of the state of its corresponding interrupt enable SS_TE_INT_ENA.
5	CYC_DONE	R/W1C	0x0	Cycle Done: this bit will set when the current transfer of word-length "WL" bits is complete. It indicates that "WL" bits were sent on the transmit port and "WL" bits were sampled on the receive port. This bit is cleared by writing a '1' to it. This bit is a sticky status bit, and will set upon meeting the condition regardless of the state of its corresponding interrupt enable CYC_DONE_INT_ENA.



Addres	ss = 0xF030_0028			0.1	0.71									De	faul	t va	lue	= 0x	0000	_00	000
31 30	29 28 27 26 25 24 23	22 21	20	19 18	17 1	16 15	14	13 ⁻	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS	FIELD	S/W		RESET								FIE	LD								
	NAME	ACCES	S	VALUE							DE	SCR	IPT	ION							
4	UCLK_ERR	R/W1C	;	0x0	wor asse 0 = 1 = This rega	dercloci d-lengt ertion. No Und Underc s bit is a s bit is a ardless LK_ER	h "W dercl clock clear a stic of th	/L" clo lock o cono red by cky st ne sta	ocks conc ditio y wr tatus ate o	s on ditio on de riting s bit of its	the n de etect a '1	SPIS tecte ed I' to i d will	SCL ed s t. set	.K lir ince t upo	this	tior t bit v	to SF was ng th	PISS clea	de- red.		
3	UCLK_ERR_INT_ENA. Slave Select Leading Edge Detect: 0 = no SPISSassertion detected since this bit was cleared 1 = a SPISSassertion was detected																				
2	RX_OFL_ERR	R/W1C	;	0x0	get incc 0 = 1 = This rega	ad Buffe off-load oming c No Read Read (s bit is d s bit is a ardless _OFL_E	ded s lata ad O Over clear a stic of th	since word. verflo flow o red by cky st ne sta	the ow s dete y wr tatus ate o	ilas since ecteo riting s bit of its	t rec e thia d g a '1 a, and	eptic s bit l' to i d will	on, a was t. set	and v s cle t upo	was ared on m	over	rwritt ng tł	ten v	vith a	notl	
1	Reserved			0x0																	
0	SPI_INT_STS	RO		0x0	RX_ SS_ Note '0', t cone stat	Interru _OFL_E _LE, qu e that if those s dition, l us bits ply allo	ERR alifie the tatus but v are	, UCL ed wit corre s bits vill nc true "	LK_ the spo the ot co fraw	ERF ach ondi mse ontri " sta	R, BF corr ng * elves bute atus	P_D(espo INT will to th bits,	DNE ondi _EN still ne a and	E, C` ng *_ NA o ass issei d the	YC_I _INT of the ert u rtion	DON _EN ose s ipon of S	NE, S NA e statu me SPI_I	SS_1 nabl s bit eting NT_	E and e. s is re the STS.	eset	е

Table 124 SPI_STATUS Register



						S	SPI S	LA	VE S		SPI_					IR	EGI	STE	R										
Addres	NAME ACCESS VALUE DESCRIPTION 1 Reserved 0 SPI Clock Wait (Valid in SPI Master Mode only): determines time between successive data transfers in multiple-transfer m (SPI_MT_ENA=1). The register value sets the minimum num SPISCLK clock cycles between back-to-back transfers. Note during this wait time, SPISS remains active, but SPISCLK do toggle. 6 SS_WAIT RW 0x0 Slave Select Wait (Valid in SPI Master Mode only): determines time between successive data transfers in single-transfer m (SPI_SCLK clock cycles between back-to-back transfers. Note during this wait time, SPISS remains active, but SPISCLK do toggle. 6 SS_WAIT RW 0x0 Slave Select Wait (Valid in SPI Master Mode only): determine time between successive data transfers in single-transfer m (SPI_MT_ENA=0). The register value sets the minimum num SPISCLK clock cycles between the de-assertion of SPISS ar														0000	_00	000												
31 30	29	28	27 26	25	24 2	3 22	21	20	19	18	17 1	6 1	5 1	4	13 1	2	11	10	9	8	7		6 !	5	4	3	2	1	0
BITS				_				s										DE			ION	1							
31:21			Reserv	/ed					0																				
23:20		ç	SCLK_V	VAIT		F	٦W		0x	0	time (SPI SPI durii	betv _MT SCLP	veer _EN < clo	n s IA= ock	ucces =1). T cycle	siv he s t	ve da reg petw	ata t ister /een	rans val bac	sfers ue s ck-to	in n ets t -bac	nı th	ultiple e mir tran	e-tra nim sfe	ans ium rs. I	fer n num Note	node iber c that,	f	
19:16	toggle. Slave Select Wait (Valid in SPI Master Mode only): determines the watime between successive data transfers in single-transfer mode																												
15:12			SS_HC	DLD		F	٦W		0x	0	The	regis	ster	val	old (V lue se last \$	ets	the	mini	mur	ո ու	imbe	er	of S	PIS				cle	es
11:8		ę	SS_SET	ΓUΡ		F	٦W		0x	0	The	regis	ster	val	etup (lue se asse	ets	the	mini	mur	ո ու	imbe	er	of S	PIS					es
7:3			Reserv	ved					0x0	00																			
2			SS_P	OL		F	٦W		0x	0	Slav 0 = / 1 = /	Activ	e lo	w	tive le	eve	el se	lect	(Ma	ster	or S	Sla	ave n	noc	des)	:			
1:0			Reserv	/ed					0x	0																			

SPI_SS_CFG- SPI SLAVE SELECT CONFIGURATION REGISTER

Table 125 SPI_SS_CFG Register

Note that setting (or resetting) the SS_POL bit may cause SS_TE, SS_LE and CYC_DONE to be set in the status register; these may need to be cleared out before operations begin. It is recommended to set SPI_ENA=0 whilst configuring the SPI module. SPI_ENA should be set to 1 after the SPI_SS_CFG register (and other registers) have been set to the desired values.



SPI_DAT- SPI DATA REGISTER

													SP		SPI_	-		ER													
Ad	Idre	ss =	0xF	030	_00;	38															De	faul	t val	ue	= 0x	(000	0_0	000_	_000	0_0	000
63	62 61 60 59 58 57 56 55 54 53 52 51 50 49 48															47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	BITS FIELD S/W RESET NAME ACCESS VALUE																				DE		ELD RIPT	ION		•					
63	63:0 SPI_DAT RW 0 REA																						ffer.								

Table 126 SPI_DAT Register

SPI_INT_CTRL – SPI INTERRUPT CONTROL REGISTER

											SP	I INT				IT_C			GIS	TER	2										
Add	dres	ss =	0xF	030_	004	10																		De	əfau	lt va	alue	= 0)	x0	000_0	0034
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	6 15	14	13	12	11	10	9	8	7	6	5	4	3		2 1	0
BIT	ſS				ELD Ame				-	S/W CES	s	RES VAL			•		•				DE		ELD RIP		I						
31:	9			Res	erve	ed						C)																		
8		ТХ	_UF	L_EF	R_	INT	_EN	A	F	RW		0×	:0	0 =	= D	rols w isable nable	əd	ier th	he T	"X_U	FL_	ER	R bit	ass	erts	the	SPI	Inter	rru	ıpt	
7	1 = Enabled Controls whether the SS_TE bit asserts the SPI Interrupt																														
6		Image: style="text-align: center;">1 = Enabled SS_TE_INT_ENA RW 0x0 Controls whether the SS_TE bit asserts the SPI Interrupt 0 = Disabled 1 = Enabled																													
5		C	YC_	DON	IE_I	NT_	ENA	\	F	RW		0×	:1	0 =	= D	rols w lisable nable	əd	ier th	he C	CYC_	DO	NE	bit a	sser	ts th	e S	Pl In	terru	ıpt	t	
4		U	CLK	_ER	R_II	NT_	ENA		F	RW		0×	:1	0 =	= D	rols w lisable nable	ed	ier tł	he L	JCLK	(_EF	RR I	oit a	ssert	s th	e SI	Pl Inf	erru	pt		
3			SS_	_LE_	INT	_EN	IA		F	RW		0×	:0	0 =	= D	rols w isable nable	ed	ier th	he S	S_L	E bit	t as	sert	s the	SPI	Int	errup	ot			
2		RX	_OF	L_EI	RR_	INT	EN	A	F	RW		0×	:1	0 =	= D	rols w isable nable	ed	ier th	he F	RX_C)FL_	ER	R bi	t ass	erts	the	SPI	Inter	rrı	upt	
1:0	C			Res	erve	ed						0x	0																		

Table 127 SPI_INT_CTRL Register



SPI_DMA_CTRL- SPI DMA CONTRO	OL REGISTER
------------------------------	-------------

												SPI	SI DM/			A_(ROL			TER	ł											
Ad	dres	ss =	0xF	030	00_00	48																		De	faul	t va	lue	= 0>	000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	NAME ACCESS VALUE																			•	DE		ELD RIPT	ION			•				•
31:	:2 Reserved 0																														
1																ter															
0			RD)_R	QST	_EN	A		F	RW		0x	:0	0 = 1 =	= Di: = En	sable	e d				or SP a DN			fer f	rom	the	SPI_	_DA [·]	T reę	giste	er

Table 128 SPI_DMA_CTRL Register

SPI_BP_CNT - SPI BYTE PACK WORD COUNT REGISTER

									SI	PI B	YTE		SPI CK \	_	_			REC	GIST	ER										
Ac	ldre	ess =	0xF	030_0)50																		De	faul	lt v	value	= 0	x00	00_0	0000
31	30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	. 11	10	9	8	7	6	5	5 4	3	2	1	0
BI	NAME ACCESS VALUE														•	•	•			DE	FIE SCF	ELD RIPT	ION	l			•	•		
	NAME ACCESS VALUE													cke	d tra	nsfe	r. Tł	ne t	rans	fer co	omp	letes	s (ar	nd SI	PIS	L"-bit SS is s this	de-a	sse		-
3	31:0 SPI_BP_CNT RW 0x0000_ SI tra ra											insfe N CO	errec	l for at th	a by e er	/te- nd c	pack	ed tr yte-p	ansf back	er. T ed ti	he v rans	value	e is	WL"-b s capt e reac	urec	l fro	m th			

Table 129 SPI_BP_CNT Register



SPI_BP_CNT_RAW – SPI BYTE PACK RAW WORD COUNT REGISTER

									5	SPI I	вүт			_	_		_			EGI	STE	R									
Ad	dres	ss =	SPI BYTE PACK RAW W is = 0xF030_0058 29 28 27 26 25 24 23 22 21 20 19 18 17 16 FIELD S/W RESET																					De	faul	t va	lue	= 0>	(000	0_0	000
31	30	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 S FIELD S/W RESET															14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS	S FIELD S/W RESET NAME ACCESS VALUE																			DE		eld Ript	ION							
31	:0		SPI_	_BP_	_CN	T_R	AW		F	RW		0x00 00		the un Sla SS	e SP itil th ave S_TE	PI_BI le ra Mod E (de	P_C w co le - 1 e-ass	This NT r ount This sertions raw	egis reac regis on of	ter. hes ster f SP	Incre the is re ISS)	eme valu set f	nts f ie loa to ze letec	or e adeo ero w cted.	ach d in \$ vhen . Bef	WL SPI_ eve ore	woro _BP_ r a tr bein	d tra _CN ⁻ railin g re:	nsfei T. g ed set, f	rred, Ige the	

Table 130 SPI_BP_CNT_RAW Register


DMA CONTROLLER MODULE

BASE ADDRESS 0xF040_0000

DMA FEATURES

- 32 Independent Channels
- Fixed-priority 'fairness arbitration' algorithm for all enabled channels
- DMA requests can be assigned to a high priority or low priority arbitration group; each group is arbitrated separately
- Configurable level or edge detection of DMA request signals per channel
- Software Transfer Trigger per channel
- Automated double buffer configurable to load a new transfer set of Source/Destination/Transfer Length registers upon completion per channel
- Support for 64-bit, 32-bit, 16-bit or 8-bit transfers per channel
- Burst Transfer mode for transfers in Low priority arbitration group
- Programmable transfer length (ie. number of bytes)
- Static or incrementing Source and Destination Address per channel
- Maskable Error, Terminal Count, Watermark, Null Link interrupts per channel
- Programmable handshaking
- DMA chaining capability via Linked List descriptors
- Programmable Endian byte-swapping function
- DMA striding
- Write access to SHA module via dedicated FIFO buffer



DMA CHANNEL CONTROL

The following control attributes are provided for each DMA channel:

- Transfer size the overall number of bytes to transfer
- Transfer arbitration priority, burst mode/size, chaining mode, watermark threshold, endian swap mode, other per channel modes
- · Base Addresses for both Source and Destination, and a buffer set of these registers
- Address mode for both Source and Destination (eg. fixed addressing for accessing FIFOs, incrementing addressing for accessing memory)
- Flow Control can be hardware (ACK) controlled for peripheral modules, or can be software controlled for memory transfers

Some modules are supported on specific DMA channels only, as noted in Table 131. The required handshake (ACK) configurations for the associated TX/RX functions must also be observed.

MODULE / PATH	DMA CHANNEL	HANDSHAKE (ACK) I	REQUIREMENTS
SPI RX	Channel 4	(No specific requirements)	
SPI TX	Channel 5	(No specific requirements)	
AIF1 RX	Channel 6	Source Data Phase ACK	DMA_SRC_ACK_CTRL=1 DMA_ADP_ACK_CTRL=0
AIF2 RX	Channel 7	Source Data Phase ACK	DMA_SRC_ACK_CTRL=1 DMA_ADP_ACK_CTRL=0
AIF1 TX	Channel 8	Destination Data Phase ACK	DMA_SRC_ACK_CTRL=0 DMA_ADP_ACK_CTRL=0
AIF2 TX	Channel 9	Destination Data Phase ACK	DMA_SRC_ACK_CTRL=0 DMA_ADP_ACK_CTRL=0
AIF3 RX	Channel 10	Source Data Phase ACK	DMA_SRC_ACK_CTRL=1 DMA_ADP_ACK_CTRL=0
AIF3 TX	Channel 11	Destination Data Phase ACK	DMA_SRC_ACK_CTRL=0 DMA_ADP_ACK_CTRL=0
Note: the Handshake (AC in the DMA Control 1 Reg	, 0	using the DMA_SRC_ACK_CTRL and DM	AADP_ACK_CTRL control fields

Table 131 DMA Channel Assignments

The Handshake (ACK) configuration is selected using the DMA_SRC_ACK_CTRL and DMA_ADP_ACK_CTRL control fields in the DMA Control 1 Register (DMA_CTRL1_n).

Note that the DMA Handshake must also be enabled in the respective path for the applicable module(s). In the case of the SPI module and AIF modules, refer to the SPI_DMA_CTRL and AIF_INT_CTRL registers respectively,



DMA CHANNEL ARBITRATION

Channel requests may be assigned by configuration to either the high or low priority group. The high priority channels (as programmed by the DMA_CH_PRI_LOW_ENA bits) are arbitrated separately from the low priority channels.

The arbiters receive requests from each DMA channel. Each DMA channel receives an arbitration slot; further requests from this channel reaching the priority encoder are disabled until all current requesting channels have been serviced within that priority group.

Channels within each group have a fixed-priority where lower numbered channels have the higher priority (i.e. channel 0 is highest priority, followed by channel 1, etc.). However, the servicing of all channels within a high or low priority group is ensured by the disabling of granted requests until all requesting channels in the group have had an opportunity to be serviced.

The arbitration result will be selected from the low priority channels only if there are no high priority requests.

Low priority channels for which the burst write portion of a DMA transfer is pre-empted retain the preempted status for the next time no high priority channels are selected by the arbiter. Only one channel may be pre-empted at a time.

In the event of conflicting demands for accessing the AHB bus, the priority selection is determined by the DMA_AHB_ARB_SET bit. Priority is given either to the DSP core, or else to the DMA controller. Care should be taken when selecting DMA priority, as this can cause the rest of the system to be locked out until the DMA activity completes. This concern is only applicable for 'memory to memory' transfers, where there is no external I/O interface constraining the transfer speed.

NORMAL DMA OPERATION

The DMA copies data between memory addresses and/or peripheral modules. The DMA can support 64-bit, 32-bit, 16-bit, or 8-bit data word sizes; the word size is selected using the DMA_SRC_HSIZE and DMA_DST_HSIZE register fields.

Note that, for DMA transfers to/from the AIF modules, the data word size must be 32 bits (DMA_DST_HSIZE=0x2).

For normal DMA operation, the Primary set of Source/Destination/Transfer Length registers are configured for the applicable DMA channel. When the channel is enabled (DMA_CH_ENA=1), these registers direct the DMAs to proceed until the transfer count (DMA_CNT) equals the Transfer Length (DMA_PRI_LEN); the DMA activity for the channel then stops. The Terminal Count Status bit (and Terminal Count Interrupt, if un-masked) will also be asserted at this time. The channel must then be re-enabled for further DMAs to occur.

By default, the Source & Destination addresses increment after each data transfer; this is selectable using DMA_SRC_NINC and DMA_DST_NINC. The default increment step is equal to the number of bytes selected as the Source & Destination word size (DMA_SRC_HSIZE, DMA_DST_HSIZE). Other increments can be configured using the Stride function.

Hardware handshake (ACK) control must be configured for DMA transfers to/from the SPI or AIF modules. This is configured using the DMA_SRC_ACK_CTRL and DMA_ADP_ACK_CTRL control bits. Note that some modules have specific ACK requirements, as noted in Table 131.

Software transfer control is used (instead of the ACK handshake control) for 'memory to memory' transfers. Software transfer control is selected using the DMA_SOFT_XFER_ENA bit.

The DMA_LOCAL_DST_ADDR and DMA_LOCAL_SRC_ADDR bits select a local address (internal to the DMA controller) for the data destination or source. Local addresses are undefined, and implemented as Null (Write) or '0' (Read) values.



SHA MODULE DATA INPUT

Data transferred by the DMA module can be enabled as input to the SHA module by setting the DMA_SHA_XFER_ENA bit for the respective DMA channel.

SHA data input is implemented via a FIFO buffer within the DMA module. The destination address (ie. within the SHA module) is configured automatically.

Note that, when the SHA data transfer is enabled, this is additional to any 'normal' transfer configured using the Destination registers (eg. DMA_PRI_DST_n). To transfer data to the SHA alone, and not to any other destination, the DMA_LOCAL_DST_ADDR bit should be used to select a 'Null' destination address, as described above.

The DMA_FIFO_STATUS register provides an indication of the SHA FIFO buffer status. This can be read at any time, or selected as an input to the Interrupt controller.

Note that the SHA data transfer (via the FIFO) may take longer than the transfer to the DMA_PRI_DST_n destination. In this event, the SHA FIFO buffer status will indicate data in the buffer after the DMA channel has disabled.

DOUBLE-BUFFER DMA OPERATION

Normal DMA operation, using the Primary set of Source/Destination/Transfer Length registers, is described above.

When double-buffered operation is enabled, a Secondary (buffer) set of Source/Destination/Transfer Length registers are available to automatically extend DMA activity without incurring any gap between one transfer and the next. Double-buffered operation is enabled by setting the register bit DMA_DWB_ENA = 1. The Secondary (buffer) register set is loaded into the Primary register set upon the Terminal Count interrupt being set. The Secondary (buffer) register set is only used when Double Buffer operation is enabled.

Normally, the DMA_CH_ENA bit in the DMA_CTRL1 register is set to 0 upon reaching the Terminal Count, and would stay cleared. When Double-buffered Operation is enabled, the DMA_CH_ENA will be set automatically after the primary registers have been updated, allowing DMA processing to continue.



Figure 45 Double Buffer Register Structure

After the Terminal Count interrupt, the DMA_DWB_ENA bit is cleared to 0 by the hardware, indicating that the Secondary Buffer registers are empty. The Secondary Buffer registers can then be re-loaded, and DMA_DWB_ENA set to 1, to configure the next transfer. Note that the Primary register set should not be modified unless DMA_CH_ENA and DMA_DWB_ENA are both cleared.

Double-buffer operation is extended by loading the next buffer register set and re-enabling DMA_DWB_ENA, as described above. If the current transfer completes before the Secondary Buffer registers have been loaded (ie. before the DMA_DWB_ENA bit has been set to 1), then the DMA channel will be disabled, and must be enabled again by setting DMA_CH_ENA=1.

Note that, depending on the length of each DMA transfer operation, there may be only a short time window between the Terminal Count Interrupt (DMA_DWB_ENA=0) and completion of the next transfer. For continuous DMA operation, the secondary buffers must be loaded for the next transfer before the previous one completes.

Further operations are automatically disabled after the DMA_DWB_ENA bit is set to 0 by the hardware. This can be re-enabled by setting DMA_DWB_ENA=1.



Multiple DMA processes can be chained in a defined sequence using the DMA_LINK_ADDR register, as described below.

LINKED LIST DMA CHAINING

The Linked List feature enables multiple DMA processes to be chained in a defined sequence. This feature is enabled using the DMA_LINK_ENA bit.

Linked List DMA chaining is supported for High Priority channels only; Burst Data transfers are not supported with the Linked List feature.

Linked List DMA chaining is supported with 32-bit data word size only (DMA_SRC_HSIZE=0x2, DMA_DST_HSIZE=0x2). DMA chaining makes use of the DMA double buffer mechanism, which must be enabled by setting DMA_DWB_ENA=1.

When a DMA is initiated, and DMA_LINK_ENA is set, the primary register set is invalid except for the DMA_LINK_ADDR register, which indicates where the first descriptor is located in memory. When the channel is enabled (with DMA_LINK_ENA also enabled), the DMA controller fetches the initial descriptor and writes it to the Secondary (buffer) set of Source / Destination / Transfer Length / Next Link Address registers. The newly-loaded buffer register set is then loaded into the primary register set, and the DMA will proceed as directed by the initial parameters. When the DMA reaches its Terminal Count, the subsequent descriptor is fetched and loaded (as directed by the DMA_LINK_ADDR register), and the process continues. If the link address DMA_LINK_ADDR is set to 0x0000_0000, the chaining will terminate.

Note that the fetch of the next descriptor from memory is itself a DMA operation. The source address is the next link address from the primary set, and the destination address is base address of the buffer set of registers within the DMA controller.

DESCRIPTION	ADDRESS
Source Address	= DMA_LINK_ADDR
Destination Address	= DMA_LINK_ADDR + 0x4
Transfer Length	= DMA_LINK_ADDR + 0x8
Next Linked descriptor Source Address	= DMA_LINK_ADDR + 0xC

The DMA descriptor format is arranged in linked list memory as described below:

Table 132 Linked List Memory Addressing

Note that Linked List DMA chaining is supported with either hardware handshake (ACK) or software controlled transfers. The required transfer control (selected by DMA_SOFT_XFR_ENA) depends upon the peripheral type(s) associated with the transfer. The DMA_SOFT_XFR_ENA bit is described in Table 156.

DMA transfers can be configured to generate an interrupt on every Terminal Count. Linked DMA transfers can be configured to assert the interrupt on every terminal count, or on just the final terminal count of the DMA transfer set. This is selected using the DMA_LINK_INT register bit.

Linked DMA transfers may also be configured to interrupt when the next field in the fetched descriptor is 0x0000_0000 (NULL) - indicating that the fetched DMA descriptor is for the last DMA transfer set in the chain. The 'Link Null' status can be read from the DMA_LINKNUL_STS register; the un-masked status bits are used to trigger the DMA_LINKNUL_INT_STS Interrupt Status.

On reaching the end of the Linked List DMA chain, the DMA_DWB_ENA bit is cleared to 0 by the hardware. The Linked List chain can then be disabled. Note that the Linked List function must be disabled (by setting DMA_LINK_ENA=0) before a subsequent Linked List is enabled.

An example Linked List DMA Chain operation is described in the "DMA Program Examples" section.



DMA STRIDING

Under default conditions, the Source & Destination addresses increment after each data transfer; the address increment is equal to the number of bytes selected as the Source & Destination word size (DMA_SRC_HSIZE, DMA_DST_HSIZE). The DMA controller also supports a DMA striding feature whereby the next AHB address may stride forward (increment) by a selectable multiple of the default step size, and can also access a number of interleaved sets of address registers.

Typical applications for DMA striding include sorting different channels of received data into separate buffers, or combining multiple buffers of audio data for interleaved transmission.

Striding is configured using the DMA_STRIDE register. The stride feature can be enabled for source addresses and/or destination addresses using the DMA_STRIDE_SRC_ENA and DAM_STRIDE_DST_ENA fields. Note that this feature is limited to non-burst DMAs only.

Note that, when striding is enabled for source addresses, the DMA_SRC_NINC bit must set be 0. When striding is enabled for destination addresses, the DMA_DST_NINC bit must set be 0.

The magnitude of the stride step is configured via the DMA_STRIDE_LEN field. Setting DMA_STRIDE_LEN = 0x3 sets the stride step as 4 x the DMA_SRC_HSIZE number of bytes. If DMA_SRC_HSIZE = 0x2 (32-bits, 4 bytes), then the stride step size is 4 x 4 = 16 bytes in this case.

The number (count) of stride steps taken before beginning a next set of stride steps is configured via the DMA_STRIDE_CNT field. Setting DMA_STRIDE_CNT=0x2 selects 3 steps to be taken before the selecting the next set of memory addresses.

The first set of stride steps begins with the configured source or destination AHB address for the channel. Subsequent sets of stride steps begin at the initial address of the previous set of stride steps incremented by the number of bytes indicated by DMA_SRC_HSIZE. The striding process thus selects interleaved values of source and/or destination data addresses. Successive strides will be executed until the total number of bytes transferred reaches the transfer size (DMA_PRI_LEN).

An example DMA striding sequence is described in Figure 46. This illustrates how the DMA stride function could be used to convert an interleaved set of data into separate buffers.

Note that the DMA stride function could also be used to perform the reverse function, ie. combining multiple buffers of data into an interleaved set.

In the example shown, the data word size is 32-bits (DMA_SRC_HSIZE = 0x2). The stride sequence is configured using the DMA_STRIDE_LEN and DMA_STRIDE_CNT registers, as shown.



WM0011



Register configuration for illustrated DMA transfer:

DMA_PRI_SRC = 0x200	Initial Source address = 0x200
DMA_PRI_DST = 0x100	Initial Destination address = 0x100
DMA_PRI_LEN = 0x30	Transfer length = 48 bytes
DMA_STRIDE_SRC_ENA = 0x0	Striding disabled for Source addresses
DMA_STRIDE_DST_ENA = 0x1	Striding enabled for Destination addresses
DMA_STRIDE_LEN = 0x3	Stride step size of 4 x 32-bit words, ie. 0x10 bytes
DMA_STRIDE_CNT = 0x2	Stride count of 3 steps before next set of strides

Figure 46 DMA Striding Example



BURST DATA TRANSFERS

To improve the efficiency of low-priority DMA operations, these channels are configured as Burst Data transfers. This is a mechanism where multiple data words are transferred in a single 64-bit AHB operation.

Burst Data transfers are enabled by setting DMA_AHB_BURST_ENA=1. The Burst Data transfer must be enabled for Low-Priority DMA channels, and must be disabled for High-Priority DMA channels. Accordingly, DMA_AHB_BURST_ENA and DMA_CH_PRI_LOW_ENA must always be set to the same value.

The maximum burst size/type is configured using the DMA_AHB_MAX_BURST field. It is recommended that the highest setting (10) is selected in all cases.

The auto-increment option must be enabled for Source addresses and Destination addresses (DMA_SRC_NINC=0 and DMA_DST_NINC=0) when Burst Data transfer is enabled. As with other DMA transfers, the Source and Destination addresses must be aligned with the data word size (DMA_SRC_HSIZE, DMA_DST_HSIZE).

The Burst Data transfer mode cannot be used with an I/O or FIFO-type device (ie. cannot be used for DMA transfers to/from the SPI or AIF modules).

Note that, once a DMA Burst Data transfer has been commanded, there is no provision to cancel the transfer.

The Burst Data controller automatically handles instances where the transfer length (LEN) does not align exactly with the 64-bit AHB width. Burst Data transactions are limited to 1kB address boundaries; the burst controller automatically handles any transfers that cross over these limits.

After a Burst Data transfer has been initiated, it is possible that a high-priority DMA channel may be subsequently enabled before the write portion of the Burst Data transfer. In this case (known as 'pre-emption'), the high-priority DMA channel will be serviced, and the Burst Data transfer is deferred.

DMA BYTE SWAP

The DMA_BYTEx_SRC fields within the DMA_CTRL2 register provide a universal byte swap feature. The source byte for each byte within the destination register may be selected independently.

The register defaults are set so that no byte swapping occurs for a DMA transfer for the AHB write data bytes relative to the AHB read data bytes. The byte swapping is illustrated in Figure 47. The byte swap is universal since each byte of the destination AHB write data word may be selected from any byte in the AHB source read data word.

Note that, when Endian Byte Swap is enabled (DMA_ENDIAN_SWAP_ENA=1), then the DMA_BYTEx_SRC fields are ignored.



Figure 47 DMA Byte Swap

When 32-bit word size is selected, the DMA_BYTE[7,6,5,4]_SRC registers must be set to the same values as the respective DMA_BYTE[3,2,1,0]_SRC register.



When 16-bit word size is selected, the DMA_BYTE[7,5,3]_SRC registers must all be set to the same value as the DMA_BYTE1_SRC register. The DMA_BYTE[6,4,2]_SRC registers must all be set to the same value as the DMA_BYTE0_SRC register.

If any of the DMA_BYTEn_SRC fields select a byte that is outside the selected data word size (eg. selecting Byte 4 when the word size is 32-bits), then a Modulus function will adjust the selection to a valid setting for the applicable data word size. This ensures that the default register settings will always result in 'no swap', regardless of the data word size.

ENDIAN BYTE SWAP

An Endian Byte Swap function is provided, which is enabled using the DMA_ENDIAN_SWAP_ENA control bit. The Endian Byte Swap is designed to support 64-bit, 32-bit, 24-bit or 16-bit application word sizes, as selected by DMA_ENDIAN_SWAP_LEN.

In the case of packed data words, 2 or more application words may be arranged within the DMA data word, as shown in Figure 48. The swap is typically configured so that the position of each packed word is unchanged by the swap, but the associated bytes are reverse-ordered.

For 24-bit word data, a padding byte (0x00) is included in the word definition; this may be either in the Most Significant or Least Significant Byte position.

Packed data formats are illustrated in Figure 48. Note that byte packing is implemented outside the DMA controller, within the SPI module only.

It is recommended to ensure that the selected swap is compatible with the DMA data word size (and packing configuration, if applicable).

For example, if the DMA data word size is 16-bit, then the 32-bit word Endian Byte Swap (DMA_ENDIAN_SWAP_LEN=3h) should not be selected. The DMA data word size may be larger than the application word size, but cannot be smaller.



Figure 48 Data Word Packing

Figure 49 illustrates the Endian Byte Swap options, selectable by DMA_ENDIAN_SWAP_LEN. Note that the data within each byte is not affected by this function.

- The 64-bit application word swap is a reverse ordering of the 8 bytes.
- The Packed 32-bit application word swap is a reverse ordering of each 4-byte word.
- Two different swaps are supported for Packed 24-bit Application Word swaps, with the padding bytes either in the Most Significant or Least Significant Byte position. In each case, the padding bytes are unchanged, and the swap is a reverse ordering of each 3-byte word.
- The 16-bit application word swap is a reverse ordering of each 2-byte pair.



64-bit Application Word Endian Byte Swap DMA_ENDIAN_SWAP_LEN = 4h.



Packed 32-bit Application Word Endian Byte Swap DMA_ENDIAN_SWAP_LEN = 3h.

63		_	_				0
Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0
			ſ	٢			
Byte 4	Byte 5	Byte 6	Byte 7	Byte 0	Byte 1	Byte 2	Byte 3

Packed 24-bit Application Word Endian Byte Swap (pad in MSB) DMA_ENDIAN_SWAP_LEN = 2h.

63							0
00h	Byte 6	Byte 5	Byte 4	00h	Byte 2	Byte 1	Byte 0
			Ĺ	亅			
00h	Byte 4	Byte 5	Byte 6	00h	Byte 0	Byte 1	Byte 2

Packed 24-bit Application Word Endian Byte Swap (pad in LSB) DMA_ENDIAN_SWAP_LEN = 1h.

63							0
Byte 7	Byte 6	Byte 5	00h	Byte 3	Byte 2	Byte 1	00h
			_۲	J			
Byte 5	Byte 6	Byte 7	00h	Byte 1	Byte 2	Byte 3	00h

Packed 16-bit Application Word Endian Byte Swap DMA_ENDIAN_SWAP_LEN = 0h



Figure 49 Endian Byte Swap



DMA INTERRUPTS

DMA interrupts may be triggered by any of the following events:

- Terminal Count being reached
- Watermark Threshold being reached or exceeded
- Next Link address for a Linked DMA transfer is NULL
- SHA transfer FIFO status
- Error conditions

Whenever an Error or Terminal Count condition occurs, the corresponding DMA_CH_ENA bit will be reset to 0, disabling further transfers on that channel. Note that the channel will be disabled regardless of whether the Error or Terminal Count interrupts are masked for the channel. Watermark and 'Link Null' conditions will also cause interrupts, but do not disable transfers.

When Double-buffered Operation is enabled, the DMA_CH_ENA will be set automatically after the primary registers have been updated, allowing DMA processing to continue.

Note that a SHA data transfer (via the FIFO) may take longer than the transfer to the DMA_PRI_DST_n destination. In this event, the SHA FIFO buffer status will indicate data in the buffer after the Terminal Count is reached, and after the DMA channel has been disabled.

The status bits relating to each interrupt condition are latched, and are held high once set. The latched values are available to be read via the DMA_TC_STS, DMA_WMARK_STS, DMA_LINKNUL_STS, DMA_FIFO_STATUS and DMA_ERR_STS registers. Individual bits may be cleared by writing a '1' to the respective bit. Each condition may be individually masked from contributing to the DMA interrupt via the associated *_INT_MSK bits.

The DMA interrupt output signal (when enabled using DMA_INT_ENA=1) is the "OR" of all the unmasked interrupt status register bits.



The DMA interrupt control registers are illustrated in Figure 50.

Figure 50 DMA Interrupts



DMA REGISTER MAP

This table illustrates the address map of the DMA module.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	DMA_GLB_CTRL	DMA Global Control	0x0000_0000
Base + 0x04	DMA_INT_STS	DMA Interrupt Status	0x0000_0000
Base + 0x08	DMA_TC_INT_MSK	DMA Terminal Count Interrupt Mask (Channels 31:0)	0x0000_0000
Base + 0x10	DMA_ERR_INT_MSK	DMA Error Interrupt Mask (Channels 31:0)	0x0000_0000
Base + 0x18	DMA_WMARK_INT_MSK	DMA Watermark Interrupt Mask (Channels 31:0)	0x0000_0000
Base + 0x20	DMA_LINKNUL_INT_MSK	DMA Link Null Interrupt Mask (Channels 31:0)	0x0000_0000
Base + 0x28	DMA_TC_STS	DMA Terminal Count Status (Channels 31:0)	0x0000_0000
Base + 0x30	DMA_ERR_STS	DMA Error Status (Channels 31:0)	0x0000_0000
Base + 0x38	DMA_WMARK_STS	DMA Watermark Status (Channels 31:0)	0x0000_0000
Base + 0x40	DMA_LINKNUL_STS	DMA Link Null Status (Channels 31:0)	0x0000_0000
Base + 0x48	DMA_FIFO_INT_MASK	DMA FIFO Interrupt Mask	0x0000_0000
Base + 0x4C	DMA_FIFO_STATUS	DMA FIFO Status	0x0000_0000
Base + 0x50	DMA_AHB_SLAVE_ADDR	DMA AHB Slave Address	0x0000_0000
Base + n*0x40 + 0x100	DMA_PRI_SRC_n	DMA Primary Source Address (Channel 'n')	0x0000_0000
Base + n*0x40 + 0x104	DMA_PRI_DST_n	DMA Primary Destination Address (Channel 'n')	0x0000_0000
Base + n*0x40 + 0x108	DMA_PRI_LEN_n	DMA Primary Transfer Length (Channel 'n')	0x0000_0000
Base + n*0x40 + 0x10C	DMA_LINK_ADDR_n	DMA Link Address (Channel 'n')	0x0000_0000
Base + n*0x40 + 0x110	DMA_SEC_SRC_n	DMA Secondary Source Address (Channel 'n')	0x0000_0000
Base + n*0x40 + 0x114	DMA_SEC_DST_n	DMA Secondary Destination Address (Channel 'n')	0x0000_0000
Base + n*0x40 + 0x118	DMA_SEC_LEN_n	DMA Secondary Transfer Length (Channel 'n')	0x0000_0000
Base + n*0x40 + 0x120	DMA_COUNT_n	DMA Transfer Count (Channel 'n')	0x0000_0000
Base + n*0x40 + 0x124	DMA_WMARK_CNT_n	DMA Watermark Count (Channel 'n')	0x0000_0000
Base + n*0x40 + 0x128	DMA_CTRL1_n	DMA Control 1 (Channel 'n')	0x0000_0000
Base + n*0x40 + 0x12C	DMA_CTRL2_n	DMA Control 2 (Channel 'n')	0x0000_0000
Base + n*0x40 + 0x130	DMA_SOFT_ABORT_n	DMA Software Abort (Channel 'n')	0x0000_0000
Base + n*0x40 + 0x134	DMA_STRIDE_n	DMA Stride (Channel 'n')	0x0000_0000
Note that, in the above de	escriptions, 'n' represents the DM	/A channel number, ie. 0, 1, 2 … 31.	

Table 133 DMA Register Definition

DMA_GLB_CTRL REGISTER

											DN	ЛАС				B_		RL REG	SIST	ER											
Ac	ddre	ss =	0xF0)40_	_000	00																		De	efaul	lt va	lue	= 02	<000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
в	ITS	ACCESS VALUE																		FI	ELD	DE	SCF	RIPT	ION						
3'																															
	1 DMA_INT_ENA RW 0x0 DM/ the 0 =													e DN = Dis	/IA_I	NT_ ed								MA	Inte	rrup	t is r	aise	d wł	nen	



PD, Rev 4.1, August 2013

											DN	1A G		MA_ BAL		_			GIST	ER											
A	ddre	ss =	0xF	040	_00	00																		De	efaul	t va	lue	= 02	x000	0_0	000
31	30	30 29 28 27 26 25 24 23 22 21 20 19 18 17														15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
в	BITS FIELD NAME S/W RESET ACCESS VALUE																FI	ELD	DE	SCF	RIPT	ION									
	0	ACCESS									0x	:0	0 :	MA N = Dis = En	sable	ed	Enab	le													

Table 134 DMA_GLB_CTRL Register

DMA_INT_STS REGISTER

											DN	IA IN			_	NT_			REGIS	TEF	2											
Add	Ires	is =	0xF	04	0_00	04																			De	faul	t va	lue	= 0>	(00	000_0	000
31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1	3 12	11	10	1	9 8		7	6	5	4	3	2	2 1	0
BIT	s		F	ΊE	LD N	AME		•	-	S/W CES	s	RES VAL			•	•	•			F	ELD) [ESC	RI	PTI	ON	•		•		•	•
31		C	MA	_FI	IFO_	INT_	ST	S	F	२०		0x	:0	DN DN	MA_ MA_	_FIFC _FIFC	D_S ⁻ D_S ⁻	TĂ TA	ical C TUS TUS DMA_	regi: bits	ster. are o	TI cle	nis bi ared	t is or	s cle ⁻ ma	are Iske	d or	ıly w				t
30:1	3			R	eserv	/ed						0x00	000																			
12		DN	1A_I	_IN	IKNU S	IL_IN	NT_	ST	F	20		0x	:0	DN DN	MA_ MA_	_LINF _LINF	KNU KNU	L_ L_	e logi _STS _STS DMA_	regis bits	ster. are c	Tł cle	nis bi ared	t is or	cle ma	areo ske	d or d; tł	ly w	hen			:
11:9	9			R	eserv	/ed						0x	0																			
8		DN	IA_V	٧N	1ARK	(_IN ⁻	г_s	TS	F	20		0x	:0	DN DN	MA_ MA_	_WM _WM	ARK ARK	 	ie logi STS re STS b DMA_	egist its a	er. 7 re cl	Гh ea	s bit red o	is or i	clea mas	ared sked	onl ; th	y wh	en tł			
7:5	5			R	eserv	/ed						0x	0																			
4		Reserved 0x0 DMA_ERR_INT_STS RO 0x0												DN DN	MA_ MA_	_ERF	R_S1 R_S1	ГS ГS	ie logi regis bits a RR_IN	ter. ire c	This leare	bi ed	t is c or m	ea as	red	only	y wł	nen t	he	lici	it met	hod
3:1				R	eserv	/ed						0x	0																			
0			DMA	_ 1	۲C_۱۱	NT_S	STS		F	२०		0x	:0	DN DN	MA_ MA_	_TC_ _TC_	STS STS	S re S b	ie logi egiste bits are C_INT	r. Tł e cle	nis bi ared	it i I o	s cle r ma	are	ed o	nly	whe	n the	Э	cit ı	metho	bd

Table 135 DMA_INT_STS Register



DMA_TC_INT_MSK REGISTER

									DMA	λ TE	RMI			_	_		_	ISK PT M		K RI	EGIS	STEF	२								
Ad	dre	ss =	0xF	040	_00	08																		De	faul	t va	lue	= 0;	<000	0_0	000
31	30	0 29 28 27 26 25 24 23 22 21 20 19 18 17														15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	тѕ	S FIELD NAME S/W RESET ACCESS VALUE																		FI	ELD	DE	SCR	IPT	ION						
31	:0		DMA	Α_T(C_IN	IT_N	ISK		F	RW	(00x00 000		sta Bi Bi	atus t 31 t 0 c	inter corre	rrupt espo spor	for onds	the o to D	CORRE DMA	ask. espo Cha Char nable	ndin anne anel	ng ch I 31 0	nann	iel.	the	Terr	nina	l Coi	unt	

Table 136 DMA_TC_INT_MSK Register

DMA_ERR_INT_MSK REGISTER

										DN	MA E			_		_	_	MS SK		IST	ER										
Ad	Idres	ss =	0xF	040	_00′	10																		De	faul	t va	lue	= 0;	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS		F	IEL	D N/	AME				S/W CES		RES VAL								FII	ELD	DE	SCR	IPT	ION	•			•	•	
31	:0	C)MA	_ER	R_II	NT_I	MSK	(F	RW	()x00 000		co Bit Bit	rres t 31 t 0 c	pono corre	ding espo spor	Mas char onds onds tr ed a	nnel. to D o DN	ЭМА ИА (Cha Chan	inne inel	31 0			tatu	s int	erru	pt fo	r the	;

Table 137 DMA_ERR_INT_MSK Register

DMA_WMARK_INT_MSK REGISTER

									D	MA	WA [.]						-	Г_ М мая			ISTE	ER									
Ad	Idres	ss =	0xF	040	_00′	18																		De	faul	t va	lue	= 0;	<000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS		F	IELI	D N/	AME				S/W CES		RES VAL	SET .UE							FI	ELD	DE	SCR	IPT	ION						•
31	:0	DN	//A_`	WM	ARK K	[_IN	T_M	S	F	RW	(00x00 00		int Bi Bi	erru t 31 t 0 c	pt fo corre	or the espo spor	errup e cor onds nds to ed a	resp to D o DN	oond DMA MA (ing o Cha Char	char anne nnel	nel. 131 0			Wate	erma	ark s	tatus	3	

Table 138 DMA_WMARK_INT_MSK Register



DMA_LINKNUL_INT_MSK REGISTER

										DM/								_			STEF	ł									
Ad	dres	ss =	0xF	040	_002	20																		De	faul	t va	ue	= 0>	000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ы	тѕ		F	IELI	D N/	AME				S/W CES		RES VAL								FII	ELD	DE	SCR	IPT	ION						
31	:0	DN	1A_l	lNK	NUI K	L_IN	IT_M	IS	F	RW	(00x00 00	_	for Bit Bit	the 31 0 c	corr corre	resp espo spor	upt N ondi onds nds tr ed a	ng c to E o Dl	han MA MA (nel. Cha Char	inne inel	31 0			k Nı	III sti	atus	inte	rrup	t

Table 139 DMA_LINKNUL_INT_MSK Register

DMA_TC_STS REGISTER

										DN	IA 1	ſERM			_	ГС_ NT 8			REC	GIST	ΓER										
Ad	dres	ss =	0xF	040_	_002	28																		De	faul	t va	lue	= 02	k00	0_00	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	rs		F	IELC	D NA	AME			_	S/W CES	s	RES				•	•	•	•	FI	ELD	DE	SCF	RIPT	ION	•				•	
31	:0		D	MA_	тс_	_STS	6		RΛ	W1C	;	0x00 000	_	Cc Wi in On Th Bit	ount nen the this ese 31	has a DI DMA cha bits corr	bee MA_ A_C anne are espo	n rea TC_ TRL [*] I. clea	ache STS 1 reg ared	ed fo 5 bit giste by w 0MA	or the is se r wil vritin Cha	e co et, th I be g '1 anne	asse rresp rese ' to t el 31	ponc prres et. Ti he r	ling spon his d	char ding isab	nnel. DM oles f	A_C furth	:H_I	ENA	bit

Table 140 DMA_TC_STS Register



DMA_ERR_STS REGISTER

											[OMA		MA ROR	_				STE	R											
Ad	dres	ss =	0xF	040	_00;	30																		De	faul	t va	lue	= 02	<000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS		F	IELC	D N/	AME				S/W CES	s	RES								FI	ELD	DE	SCR	IPT	ION						
31	:0		DN	ИА_Е	ERR	_ST	S		RA	W1C) (0x00 000		red WI bit tra Th Bit	ceive hen in th nsfe ese 31	ed di a DI ne D ers o bits corre	urino MA_ MA_ n thi are espo	g a F ERF _CTI is ch clea	bit is Read R_ST RL1 anno ired 1 to D	or V S b regi el. by w MA	Write it is s ster vritin Cha	e tra set, will g '1' anne	nsfe the o be re to the 1 31	r on corre	the espo . Thi	corr ndir s di	respo ng D sablo	ondii MA_ es fu	ng c CH	hanr _EN/	nel.

Table 141 DMA_ERR_STS Register

DMA_WMARK_STS REGISTER

											DM/			_		MAR (ST/	_			STEF	ર										
Ad	Idre	ss =	0xF	040	_00;	38																		De	faul	t va	lue	= 0>	<000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	5 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ы	TS		F	IELI	D N/	AME				S/W CES		RES VAL								FI	ELD	DE	SCR	IPT	ION						
31	:0		DMA	4_W	Maf	RK_S	STS		R/	W1C	; "	00x00 000		Co Th Bi	oun nese t 31	rmarl t has e bits l corr corre	bee are espo	n rea clea onds	ache red to D	ed fo by w DMA	r the ritin Cha	e cor g '1' inne	resp to ti I 31	ond	ling	char	nnel.		/ater	marl	ĸ

Table 142 DMA_WMARK_STS Register



DMA_LINKNUL_STS REGISTER

											DN			_		KNI STAT		-		ER											
Ad	Idre	ss =	0xF	040	00_00	40																		De	faul	t va	lue	= 0;	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS		F	IEL	D N/	AME				S/W CES		RES VAL			•	•	•			FI	ELD	DE	SCR	IPT	ION	•			•	•	
31	:0	ſ	AMC	<u>_</u> LII	NKN	UL_	STS		R/	W1C	; "	00x00 000		fet Th Bi	tche nese t 31	ull S d for bits corre	the are espo	corr clea onds	espo red to D	ondi by w DMA	ng cl /ritin Cha	hanı g '1' inne	nel. to ti 131	0	,				(wa	S	

Table 143 DMA_LINKNUL_STS Register

DMA_FIFO_INT_MASK REGISTER

												0	DMA	D	MA O IN	_			_			STE	R										
A	bb	lres	s =	0x	F04(0_0	048																			De	faul	t va	lue	= 0)	<000	0_0	000
31	~ ~ ~	30	29	28	27	2	6 2	5 2	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
в	IT	s			FIEL	D	NAN	ΛE				S/W CES	s	RES VAL								FI	ELD	DE	SCR	RIPT	ION						
3.	1:'	1			Re	ese	rvec	ł						0x00 00																			
	0		D	Reserved DMA_FIFO_INT_MSK RW								0×	:0	Th	is bi	Statu it ma able	sks	the I	FIFC) sta		inter	rrupt	t.									

Table 144 DMA_FIFO_INT_MASK Register

DMA_FIFO_STATUS REGISTER

														_		C_S דעs				र											
Ac	dres	ss =	0xF	040	_00	4C																		De	faul	t val	ue	= 0x	000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
в	тѕ		F	IEL	D N/	AME			-	S/W CES		RES VAL								FI	ELD	DE	SCR	IPT	ON						
31	:1			Re	serv	ed					1	00xC 000	_																		
()		DN	/IA_I	FIFC)_S1	ſS		R/	W1C	;	0x	0	Th	is b		asse		• •	gic 1 riting	·	iere	is d	ata i	n the	e SH	A tr	ansfe	er Fl	FO.	

Table 145 DMA_FIFO_STATUS Register



DMA_AHB_SLAVE_ADDR REGISTER

													_		_			_ A[S RE			२										
Ac	dre	ss =	0xF	040	_00	50																		De	faul	t va	lue	= 02	<000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
в	тs		F	IEL	27 26 25 24 23 22 21 20 19 18 ELD NAME S/W RESET ACCESS VALUE															FII	ELD	DE	SCF	RIPT	ION						
31	1:0	DN	/A_A	IFLD NAME S/W RESE								Th	is fie	eld n	nust	ve Ao be s IA fu	set to	o 0x	F040	0_00	000	for c	orre	ct op	bera	tion	of th	е			

Table 146 DMA_AHB_SLAVE_ADDR Register

DMA_PRI_SRC REGISTER

									DMA	A PF	RIMA		_		RI_S CE A		_		GIS	STEF	ર										
				040_01 nnel, va		•																	D	efa	ult	val	ue	= 0>	(000	0_0	000
31	30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	6	5	4	3	2	1	0
Bľ	rs		F	IELD N	AME	Ξ		-	/W CES		RES VAL								FI	ELD	DE	SCI	rip1	ГЮ	N						
31	:0		DM.	A_PRI_	SRC	C_n		R	ŚŴ	(00x00 000	_	Ea for Ur are igr No	ach r its nalig e ig nore ot to	Sour regis resp gned norec ed. be v _LIN	ter h ectiv Add d. Fo	nolds ve ch Iress or ex en w	s bas nann s bits kamp hile	se ao iel. i for ole, v	ddre all S wher	ss fo RC, n DN	or th , DS MA_	ST, a _SR(and C_F	LIN HSIZ	NK_ ZE=	AD 0x3	DR۱	egis	ters	
Not	e tha	at 'n'	rep	resents	the	DMA	chai	nnel	l nun	nbe	r, ie.	0, 1	, 2 .	3	1.																

Table 147 DMA_PRI_SRC_n Register



DMA_PRI_DST REGISTER

		DMA PRI		MA_PRI_DST_n ESTINATION ADDRESS REGISTER
	ss = 0xF040_0104 + (n * 0x MA Channel, valid from 0 t			Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23	22 21 20) 19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:0	DMA_PRI_DST_n	RW	0x0000_ 0000	DMA Destination Address (Channel 'n') Each register holds base address for the destination of the DMA Transfer for its respective channel. Unaligned Address bits for all SRC, DST, and LINK_ADDR registers are ignored. For example, when DMA_SRC_HSIZE=0x3, bits [2:0] are ignored. Not to be written while Linked List chaining is enabled (DMA_LINK_ENA=1).
Note that	at 'n' represents the DMA ch	annel numb	er, ie. 0, 1	1, 2 31.

Table 148 DMA_PRI_DST_n Register

DMA_PRI_LEN REGISTER

											DI	/A F				_		l_n R LI	ENG	тн											
				040 nnel	_		•																	De	faul	lt va	lue	= 0;	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
в	тs		F	IELI	D N/	AME				S/W CES		RES VAL								FI	ELD	DE	SCR	IPT	ION						
3'	:0		DN	IA_P	'RI_	LEN	_n		F	RW	(000 000	_	Co va nu Di No	ontai lue i imbe MA_ ot to	ns tl n thi er of SRC be v	he re is re byte C_HS vritte	Leng equir giste es m SIZE en w ENA=	red r er is ust l ("ur hile	numt not a be al nalig	oer o affeo igne ned'	of tra ted d to bits	by tl the are	ne tr proo	anst gram ored	fer o nmec I).	ccur d				
No	e tha	at 'n	' rep	rese	ents 1	the I	DMA	A cha	anne	l nu	mbe	r. ie.	0.1	. 2 .	31	1.															

Table 149 DMA_PRI_LEN_n Register



DMA_LINK_ADDR REGISTER

									I			_		_		_		R											
Addres (n = DM			_		•																	De	faul	t va	lue	= 0>	(000	0_0	000
31 30	29	28	27 2	6 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS		F	IELD	NAME	1		-	S/W CES		RES VAL	SET _UE		•		•			FI	ELD	DES	SCR	RIPT	ION						
31:0	ſ	DMA	_LINK	(_ADD)R_n		F	RW	Q	000 000		Th Ac Th ad (lir Se DN Nc (D Ur	nis is ddre ljace 0x8 nkeo ettin VA Dte t	s the ss r ent a and b) D g thi Trar hat _SR jned	Add e AHI egist (linke addre d DM MA T is reg sfer bits [C_H I Adc ed.	B Ad er va d) D esses A_L Trans jister jister 1:0] SIZE	dres alue ST, SDN INK sfer to (s is i are E is 1	SS th LEN /A_I _AD for it 0x00 usec unin fixec	at co I and INK DR_ S res 000_0 I to to npler I at 3	ontai LIN AD n + (spec 0000 ermi ment 32-bi	IK_/ DDR 0xC trive 0 inc nate ted a ts fo	ADD _n + resp cha dicate the and sor Lir	R re 0x4 pecti nnel es th cha are r nked	gist , DN vely nat tl inin ese List	ers a /IA_I /, de ^r here g. rved t des	are h LINK fining is n is n l for	eld a C_AC g the o lin futur tor fe	at th DR e ne ked e us	e _n kt se es).

Table 150 DMA_LINK_ADDR_n Register

DMA_SEC_SRC REGISTER

									D	MA	SEC	ONI				_		C_n DRE		REG	IST	ER									
	ldre: = Dl				_		•		40) o 31))														De	faul	t val	ue	= 0x	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
в	тѕ		F	IEL	D N.	AME	E			S/W CES		RES VAL								FI	ELD	DE	SCR	RIPT	ION						
31	1:0		DM	A_S	EC_	SRO	C_n		F	RW		00x00 00		W co	hen nter	Dou its o	ıble f this	ource Buffe s reg RC_r	er Co lister	ontro r will	ol is be∣	enal plac	bled ed ir	(DN nto tl	he S	ourc	_				
Not	te that	at 'n	' rep	rese	ents	the I	DMA	\ ch	anne	l nu	mbe	r, ie	. 0, 1	1, 2 .	3′	1.															

Table 151 DMA_SEC_SRC_n Register



DMA_SEC_DST REGISTER

									DMA	A SE	col	NDA		_	-	С_ Атіс		_		S R	EGI	STE	R								
					_		· (n * rom		40) o 31))														De	əfau	lt va	lue	= 0	x000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
в	TS	S/W RESET																		FI	ELD	DE	SCR	RIPT	ION						
31	1:0		DM	A_S	EC_	_DS ⁻	T_n		F	٦W		0x00 00		W co	hen onte	Buffe Dou nts o er (D	ible f thi	Buffe s reg	er C jiste	ontro r wil	ol is I be	enal plac	bled ed ir	(DN nto tl	/A_I he D)esti	nati	on A			he
Not	te tha	at 'n	' rep	rese	ents	the	DMA	\ ch	anne	el nu	mbe	r, ie	. 0, 1		-	-															

Table 152 DMA_SEC_DST_n Register

DMA_SEC_LEN REGISTER

										DN	MA S	SEC			ЛА_ Ү тг			_		_		RE	GIST	ſER											
Addre (n = D					_		•																				De	faul	t va	lue	= 0	x00	000	_00	00
31 30	2	9	28	27	26	6 25	5 24	1	23	22	21	20	19	18	17	16	6 1	5	14	13	12	11	10	9	8	3	7	6	5	4	3	2		1	0
BITS	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 S/W RESET ACCESS VALUE																			F	IELC) DE	sc	RI	ΡΤΙ	ON									
31:0			DM	A_S	SEC	LE:	N_r	1		F	RW		0x00 00		W co	her nte	n D ents	oub of	le I this	Buff s reg	er C jiste	ontr r wi	th (C rol is Il be reac	ena plac	able ced	ed (l inte	ĎM o tř	ne T	rans	_					
Note th	at	'n'	rep	ores	ents	s the	DN	A	cha	nne	l nu	mbe	er, ie	. 0, 1	1, 2	3	31.																		

Table 153 DMA_SEC_LEN_n Register



DMA_COUNT REGISTER

										DN	ЛА Т		MA NSF	_			_	SIST	ſER											
				040_0 nnel, v		•																	De	faul	t va	lue	= 0>	<000	0_0	000
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 S/W RESET															14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS FIELD NAME S/W RESET ACCESS VALUE																		FI	ELD	DE	SCR	IPTI	ION						
3	TS FIELD NAME ACCESS VALUE DMA Trans															licat I DN	es th 1A	ne ty			'	IA tra	ansf	fer						
31	:0		C	DMA_0	CNT_	_n		R	/WC	0)x00 000	_	Co Th va wr	ontai is is lue.	ns tł a re The any	ne ci ead-o regi vali	urrer only ister ue to	nt tr reg is r	ansf ister eset	to 0	ount I refl upo	ects n rea	the achi	curr ng te	ərmi	nal d	coun	cour t or i d ma	loqu	
Not	e tha	at 'n'	rep	resent	s the	e DM	A ch	anne	l nu	mbe	r, ie.	0, 1	, 2 .	31	۱.															

Table 154 DMA_COUNT_n Register

DMA_WMARK_CNT REGISTER

													MA MA	_			_														
)_01: I, va		•		40) o 31)															De	faul	t va	lue	= 0>	(000	0_00)00
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
в	тs		F	IEL	D N	AME			-	S/W CES	s		SET LUE							FI	ELD	DE	SCR	IPT	ION						
3	:0	D	MA_	_WN	IARI	K_CI	NT_	n	F	RW		0x00 00)00_ 00	Wi Wa be	hen ater gei	the marł	DMA Co ted f	A Tra unt (ans (DN	nark (fer Co /IA_W chanr	ount /MAI	(DN RK_	/A_(CN1	[_n)	, a w	,ater	mar	'k int	errup	ot wi	II
No	e tha	at 'n'	rep	rese	ents	the I	DMA	۱ ch	anne	l nui	mbe	er, ie	. 0, 1	, 2 .	3	1.															

Table 155 DMA_WMARK_CNT_n Register



DMA_CTRL1 REGISTER

				MA_CTRL1_n ONTROL 1 REGISTER
	ss = 0xF040_0128 + (n * 0x MA Channel, valid from 0 t			Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23	22 21 20) 19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:28	Reserved		0x0	
27:26	DMA_DST_HSIZE	RO	0x0	DMA Destination data word size. The DMA uses the programmed DMA_DST_HSIZE for all AHB write transfers for this channel. 00 = 8 bits 01 = 16 bits 10 = 32 bits 11 = 64 bits Must be the same as DMA_SRC_HSIZE. For DMA transfers to/from the AIF modules, the data word size must be 32 bits (DMA_DST_HSIZE=10). When Linked List DMA chaining is enabled (DMA_LINK_ENA=1), then the data word size must be 32 bits (DMA_DST_HSIZE=10).
25	Reserved		0x0	
24:23	DMA_SRC_HSIZE	RW	0x0	DMA Source data word size. The DMA uses the programmed DMA_SRC_HSIZE for all AHB read transfers for this channel. 00 = 8 bits 01 = 16 bits 10 = 32 bits 11 = 64 bits Must be the same as DMA_DST_HSIZE. For DMA transfers to/from the AIF modules, the data word size must be 32 bits (DMA_DST_HSIZE=10). When Linked List DMA chaining is enabled (DMA_LINK_ENA=1), then the data word size must be 32 bits (DMA_SRC_HSIZE=10).
22	DMA_LOCAL_DST_ADD R	RW	0x0	Indicates the destination address is local (internal to the DMA Controller) when set to a 1. Write half of the DMA transfer completes without AHB cycles. Un-decoded destinations result in a DMA write to "null". In the current implementation all local addresses are undefined and un- decoded. The definition of local addresses is reserved for future implementations.
21	DMA_LOCAL_SRC_AD DR	RW	0x0	Indicates the source address is local (internal to the DMA Controller) when set to a 1. Read half of the DMA transfer completes without AHB cycles. Un-decoded sources result in a DMA null read of all 0s. In the current implementation, all local addresses are undefined and un- decoded. The definition of local addresses is reserved for future implementations.
20	DMA_LINK_INT	RW	0x0	For linked DMA transfers (DMA_LINK_ENA=1), this bit controls whether the Terminal Count Status (DMA_TC_STS, bit [n]) is set every time the Terminal Count is reached, or is set only at the Terminal Count of the final DMA transfer in a chain (final DMA transfer in a chain for which DMA_LINK_ADDR_n=0x0000_0000, ie. 'NULL'). 0 = Set DMA_TC_STS bit [n] at the Terminal Count for each transfer 1 = Set DMA_TC_STS bit [n] at the Terminal Count of the last transfer only



														D			_			_		ΓE	R															
Addres (n = DI																												0)ef	faul	lt	valı	ie	= 0:	x0	000)_(0000
31 30	2	29	28		27	26	2	25	24	23	22	21	20	19	18	17	1	16 15	14		13	1	2	11	10	ç	9 8	3 7		6		5	4	3		2	1	0
BITS						IEL					-	5/W	•		SET										DE				N					1				
19	NAME ACCESS VALUE 9 DMA_LINK_ENA RW 0x0													0 = 1 = DN tra to No siz	= he M/ an 0: ote ze	ble Li Disab Enabl en en A to th sfer. x0000 e that must IA_D\	led ed ablec ne SI The I 0_000 whe be 3	1, in 00 en 32	the C, E kec). Lir	e D OS d li nko ts,	OMA ST, I st t ed I and	LEI ern	ainir INK <u></u> N an ninat	ng _A id te:	LINI S wh	R reç (_A[en it ning	jisi)D re	R re ach	eg ne at	giste s a oled	rs LIN , th	for e IK_/ e da	ea AC ata	ch I DF	inł Re	qual		
18:17		Dľ	ЛА_	_A	HE	3_М Т	IA)	X_E	BUR	S	F	łW		0	vx0	Bu 00 01 10 11	urs) = =) =	kimum st Dat = SIN(= INC = INC = Res	a tra GLE R4 R8 erveo	ns	sfer	r is	s en	ab	led (D	MA_	AHE	5_E	BUR	25	бт_і	ΞN			vhe	n	
16		DI	MA <u></u>	_A	ιΗE	3_В А	UF	₹S ⁻	T_E	N	F	RW		C	x0	0 = 1 = Bu Bu Ac	= urs urs	ible A Disab Enab st Dat st Dat ording st alwa	led ed a tra a tra gly, E	ns ns	sfer sfer 1A_	rs rs _A	mu mu HB	st b st b _B	oe er oe di JRS	sa ST_	ablec _EN	for A an	Hię	gh-F	Pr	iorit	уĽ	MA	c	han	ine	els.
15		DI	MA <u>.</u>	_5	SH/	4_X	FE	ER_	_EN	A	F	RW		C	vx0	Er 0 = 1 = No tra	na = ote	Ible S Disab Enable that sfer is A_PR	HA d led ed the s	SH	ta t HA led	da in	nsfe ata 1 ad	er. trai diti	nsfei on to	r is	s via	a de							e S	SHA	٩c	ata
14					Re	ser	ve	d						0	x0																							
13:11		DN	1A_	E	ND	DIAN EN		sw	/AP_	_L	F	w		C	vx0	00 00 01 01 10)0)1 0 1)0	lian B = 16- = 24- = 24- = 32- = 64- to 11 y valio	bit w bit w bit w bit w bit w 1 = F	101 101 101 101 101	rd s rd s rd s rd s rd s ese	siz siz siz siz siz	e (p e (p e (p e ed f	bac bac	MS futur	в е	impl					6						
10					Re	ser	ve	d						0	0x0																							
9	I	DN	1A_	E	ND	IAN NA	_	SW	AP_	E	F	RW		0	x0	0 =	=	lian B Disab Enab	led	w	ap	er	nab	le														
8		C	MA	<u> </u>	AH	B_4	٩R	8B_	SEI		F	RW		0	ix0	Co for 0 =	on ra	3 Mas ntrols acces DMA DSP	whicl sing cont	n I th ro	mo e A Iler	du AH	le h B b as l	nas us nigl	ner p	ori		the	ev	ent	: 0	f co	nfli	ctin	go	dem	าลเ	nds



										DM			_			RL1 I RE	_		ΓE	R															
		ss = 0x																								D	efau	ult	: va	lue	= ()x	000	0_0	0000
<u>`</u>		MA Cha				Г	T	Í	2		10	47			4 5			40	4		4.4	10	Γ,		0	-	6		-		0		0	4	0
	30 TS	29 28		20 25 ELD	24	23	24	s/w		 9 ESE		17	10	0	15	14	ŀ	13	1	2	11	10		9 FIEI	8	7	6		5	4	3		2	1	0
Ы	13			AME			A	CCE														DE					N								
-	7	DMA_	_CH_I	PRI_LC A	DW_E	ĒN		RW		0x0)	0= 1= Bu Bu Ac	: H : Lo urs urs co	ligh ow t D t D t D	n p pr ata ata ng	riori riorit a tra a tra gly, [ity ans ans DN	sfer sfer /IA_	rs i rs i _Ai	mu mu HB	st b st b _BI	e er be er JRS	na isa ST_	ible _EN	df IA	or H	ligh	-P	rio	rity l	DM/	۹ ۵	cha	nne	els.
6	6	DMĄ	_SRC	_ACK_	۲L		RW		0x0)	0 = 1 = In DN WI	= A ea MA he	ACH ach A_A n S	≺ a ≺ a ca DI	asse asse ase, P_A ftwa	erte th Cl	ed (ne a K_(Tra	du app CT an:	ring olica RL sfei	g S able bit	estir ourc e Ad ontro =1), f	e ddi oli	Ado ess s er	dre s or nat	ss o r Da oled	or Da Ita p	ata bha	a p ase	has e is s	e sele	cte		,		
ţ	5	DMĄ	_ADP	_ACK_	_CTR	Ľ		RW		0x0)	0 = 1 = Th or Wi	= A = A ne I De he	ACH DM esti n S	< i < i 1A ina Sof	s as s as _SF atior ftwa	RC N p re	ocia _A(ha: Tra	ate Ck se an:	d w (_C is a sfei	rith TR app co	Data Add L bi olical ontro	dre it c ble bl i	ess lete e. s er	ph rm nat	rase ine: oled	e (So s wh	ou nei	irce the	e or er the	Des e Sc	stir Dui	nati rce	pha	ase
2	4	D	MA_C)WB_E	NA			RW		0x0)	Dc 0 = 1 = WI res co Te all Th en DM If t en ag WI	out = E he gis pie ow ne MA the iab	Disa Disa Ena n D ster ed i nina ving DM ty DM ty DM ty n D s cu n b n b	Bi able Dor s a int g a 1A Th DW urred, t y s	uffer led ed uble are co th Cou a ne DV ne S /B_E ent then setti ked	e-B us e l int VE EN tra tra	Son Buffe ed Prir , ar trar 3_E conc IA s anst anst i DN st [eri to ma nof N/ da set fer DN MA	ng def iry the fer f to co 1A (A_C 1A (is e fine SR co to t it re Buff 1) mp cha H_ cha	enab the C, D rres begir esets fers to co letes inne EN/ ining	ole spo n. st on st v a gi	d, tl ext T, L ondi ust figu befc vill t 1. s er	he DN EN be re ore ore	Sec AA 1 N re DM nen the DW disa	conc giste IA_(the loac nex IA_[able	da sfe cH Se deo ct t DV ed a	ry : er. s u H_I ecc d (a trar VB and A_I	SRC The pon ENA onda and nsfe _EN d mu	c, D: se r rea bit ry E <u>-</u> A h ust t	ST ceç ch is Bu	-, L jist ing se ffer s be en	EN ers t to rs a een able	are 1, re
:	3	D	MA_C	OST_NII			RW		0x0)	0 = 1 = WI	= [= [he	Des Des n s	stir stir	natio natio ding	on on g is	Ad Ad s er	dre dre nal	ess ess blec	is is d fo	nent incre not i r de =1),	en ind est	nent cren inat	ted nei ior	ntec n ad	l dres	SS	es					be	0.	
	2	DI	MA_S	RC_NI	NC			RW		0x0)	0 = 1 = Wi	= S = S he	Sou Sou n s	irc irc stri	e A e A ding	dd dd g is	res res s er	is i is i nal	is ir is n blec	ot i d fo	Cor emei ncre r so =1),	nte em	ed f ent ce a	ed ado	dres	ses	;				st	set	be	0.



											DN			_		REC		STER													
		ss = 0x		_		•																	D	efau	lt v	alue	e =	0x	0000)_0	000
(n	= DN	MA Cha	anne	l, val	lid fr	rom	0 to	o 31)		-				-					-				-	-							
31	30 29 28 27 26 25 24 23 22 21 20 19 18 1 BITS FIELD S/W RESET													16	15	14	13	3 12	11	10	9	8	7	6	5	4	. :	3	2	1	0
Bľ																				DE				4							
,	1	DMA			_	_EN#			2000 RW	0	0x		0 = Ha to/ 1 =	= H ardv /fro = S	ardw ware m SF oftwa	/are hand PI or are tr	har dsh Alf an	Tran ndsha nake F mo sfer o	ake (conti dules contr	Contr ACK rol m s. ol. (A	rol) co ust	ntro be s	ol selec	cted sett	ings	s are	e igi	nor	ed.)		5.
()	ſ	DMA_	_CH_	_EN4	٩		F	RW		0×	(0	0 = 1 = Th Co If I	= D = E nis I oun Dou	isab nabl bit wi t, or uble-	ed ed II aut unde Buffe	torr er E erin	nable natica Error ng is o y re-e	cond enab	ition: led (l	s. DM/	4_C	WB	_EN	A=				0		
No	te th	at 'n' re	pres	sents	the	DMA	A ch	anne	el nu	mb	er, ie	e. 0,	1, 2		31.																

Table 156 DMA_CTRL1_n Register

DMA_CTRL2 REGISTER

												DN		MA ON	_		-		ER												
					40_012 nel, val		•		,															Def	ault	valı	ue =	= 0xl	FAC	6_8	800
31																14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Bľ	BITS FIELD S/W RESET FIELD NAME ACCESS VALUE DESCRIPTION																														
31:	NAME ACCESS VALUE DESCRIPTION 1:29 DMA_BYTE7_SRC RW 0x7 Source byte selection for destination byte 7 (bits [63:56])																														
28:																te se	elect	ion f	or d	estin	atio	n by	te 6	(bits	s [55	:48]))				
25:	23		DM	Α_	BYTE	5_S	RC		F	RW		0x	5	Sc	ource	e byt	te se	elect	ion f	or d	estin	atio	n by	te 5	(bits	s [47	:40]))			
22:	20		DM	Α_	BYTE	4_S	RC		F	RW		0x	4	Sc	ource	e byt	te se	elect	ion f	or d	estin	atio	n by	te 4	(bits	s [39	:32]))			
19:	:17		DM	Α_	BYTE	3_S	RC		F	RM		0x	3	Sc	ource	e byt	te se	elect	ion f	or d	estin	atio	n by	te 3	(bits	s [31	:24]))			
16:	:14		DM	Α_	BYTE	2_S	RC		F	RW		0x	2	Sc	ource	e byt	te se	elect	ion f	or d	estin	atio	n by	te 2	(bits	s [23	:16]))			
13:	:11		DM	Α_	BYTE	1_S	RC		F	RW		0x	1	Sc	ource	e byt	te se	elect	ion f	or d	estin	atio	n by	te 1	(bits	s [15	:8])				
10	8:0		DM	Α_	BYTE	0_S	RC		F	RW		0x	0	Sc	ource	e byt	te se	elect	ion f	or d	estin	atio	n by	te 0	(bits	s [7:0)])				
7:	:0			F	Reserv	ed						0x0	00	Re	eserv	/ed ·	- Do	Not	Cha	ange	fron	n Ox	00								
					esents te Swa							-), the	en th	ne DI	MA_	BYT	En_	SRO	C re	giste	ers a	re ig	nore	ed.		

Table 157 DMA_CTRL2_n Register



DMA_SOFT_ABORT REGISTER

	DMA_SOFT_ABORT_n DMA SOFTWARE ABORT																											
Address = 0xF040_0130 + (n * 0x40) (n = DMA Channel, valid from 0 to 31)																De	faul	t val	ue	= 0x	000	0_00	000					
31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1									0																		
в	TS		F	IEL	D N.	AME			_	S/W CES		RES VAL					FI	ELD	DE	SCR	RIPTION							
31	:1			Re	serv	ed					(00xC 000	_															
(0 DMA_SW_ABORT_n RW 0x0 Software abort. Write any value to this register to initiate the abort. The DMA_SW_ABORT_n bit will read back '1' whilst the abort is executed. The bit is cleared to '0' after the abort is complete.																											
Not	Note that 'n' represents the DMA channel number, ie. 0, 1, 2 31.																											

Table 158 DMA_SOFT_ABORT_n Register

DMA_STRIDE REGISTER

	DMA_STRIDE_n DMA STRIDE REGISTER																													
	Address = 0xF040_0134 + (n * 0x40) n = DMA Channel, valid from 0 to 31)																					[Def	faul	lt va	lue	= 0>	x0	000_	0000
31 30	29	28	27 2	6 2	5	24 2	3 22	21	20	19	18	17	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1										0							
BITS	TS FIELD NAME S/W RESET ACCESS VALUE						FIELD DESCRIPTION																							
31	DMA_STRIDE_SRC_EN A					I	RW		0x	0	0 = 1 = Not (DN	DMA Stride Control (Source Addresses) 0 = Striding of Source Addresses disabled 1 = Striding of Source Addresses enabled Note that the Burst transfer mode must be disabled (DMA_AHB_BURST_ENA=0) when using the DMA Stride fu									function.									
30	DMA_STRIDE_DST_EN A						1	₹W		0x	0	0 = 1 = Not	Stri Stri te th	Stride Control (Destination Addresses) triding of Destination Addresses disabled triding of Destination Addresses enabled that the Burst transfer mode must be disabled AHB_BURST_ENA=0) when using the DMA Stride function.																
29:22	Reserved							0x00																						
21:16	Reserved 0x00 Provide DM/ Selection Selection DMA_STRIDE_CNT RW 0x00 Strid DM/ 0x01 0x02 0x03 0x04 0x04 0x05 0x06 0x07 0x08 0x09 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x09 0x00 0						ects jinni # of e bas IA_F de is IA_F Tak Tak	the ng a byt RI_ RI_ RI_ RI_ a 1 a 2	a ne a ne iddro DS incr LEN stric	mbe w s ndi ess T a rem N. de j des	er of set of icated beg iddre nent prior	stric by ins v ss ar of the to be r to b	des a DMA vith t nd is e AH egini begir	at a A_: the in IB nin	ake (<i>i</i> a bas SRC cont crem addr ng a r ing a	e a _HS figu ent ess new	add SIZ urec ted s by / se w s	res E fo d D ea / th et set	s tha or ea MA_ ch s e an	at is ach s PRI et of	incre set o _SR	en of s C de	nente stride / s. A	s.						
15:12 Reserved 0x0												-																		



	DMA_STRIDE_n DMA STRIDE REGISTER																					
Address = 0xF040_0134 + (n * 0x40) (n = DMA Channel, valid from 0 to 31)											Default value = 0x0000_0000											
31	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2										1	0										
BITS FIELD NAME S/W RESET FIELD DESCRIPTION																						
11	ACCESS VALUE I:0 DMA_STRIDE_LEN RW DMA Selects the number of bytes by which to increment the AHB source/destination address(es) when striding is enabled. I:0 DMA_STRIDE_LEN RW 0x000 0 = 1 times the # of bytes indicated by DMA_SRC_HSIZE 1 = 2 times the # of bytes indicated by DMA_SRC_HSIZE 4095 = 4096 times the # of bytes indicated by DMA_SRC_HSIZE																					
Not	lote that 'n' represents the DMA channel number, ie. 0, 1, 2 31.																					

Table 159 DMA_STRIDE_n Register



DMA PROGRAM EXAMPLES

EXAMPLE 1: PERIPHERAL TRANSFERS USING DMA

This example describes a mechanism to transfer 32-bit data words from an I/O peripheral into memory. It is assumed that 64 words (256 bytes) are to be transferred from the AIF1 module into memory.

The data words will be read from a fixed address in the AIF1 module; the AIF_RX_DAT register address for AIF1 is 0xF070_0000. The data will be written to a 256-word block of System RAM memory, starting at 0x6000_0000.

The AIF1 RX path requires the use of DMA channel 6. The handshake configuration must be Source Data Phase ACK. (These requirements are described in Table 131.)

The required register settings for this transfer are noted below. Note that the default setting is assumed for any register fields that are not quoted here.

REGISTER / FIELD NAME	VALUE	DESCRIPTION					
DMA_GLB_CTRL							
DMA_ENA	0x1	Enables the DMA module					
DMA_PRI_SRC_6							
DMA_PRI_SRC_6	0xF070_0000	Selects AIF_RX_DAT as the source					
DMA_PRI_DST_6							
DMA_PRI_DST_6	0x6000_0000	Selects 0x6000_0000 as the destination					
DMA_PRI_LEN_6							
DMA_PRI_LEN_6	0x100	Selects a transfer length of 256 bytes					
DMA_CTRL1_6							
DMA_DST_HSIZE	0x2	Selects 32-bit word size					
DMA_SRC_HSIZE	0x2	Selects 32-bit word size					
DMA_SRC_ACK_CTRL	0x1	Selects Source Address ACK					
DMA_ADP_ACK_CTRL	0x0	Selects Data Phase ACK					
DMA_DST_NINC	0x0	Selects Incrementing Destination addresses					
DMA_SRC_NINC	0x1	Selects Non-Incrementing Source addresses					
DMA_SOFT_XFER_ENA	0x0	Selects Hardware handshake (ACK) control					
DMA_CH_ENA	0x1	Enables the DMA Channel					
Note that the default setting is assumed for any DMA Controller register fields that are not quoted.							

Table 160 DMA Example 1

The register settings described in Table 160 will initiate a 64-word (256 byte) transfer from the AIF1 module into a block of memory.

The DMA channel is automatically disabled (DMA_CH_ENA=0) on completion of the transfer.

On completion, the DMA controller will also assert bit [6] in the DMA Terminal Count Status (DMA_TC_STS) register, indicating that the Terminal Count for DMA channel 6 has been reached. When unmasked and enabled, this bit can be used to signal an Interrupt Event to the CCM module.

Note that the Terminal Count status bit should be reset (by writing '1' to the respective bit) in order to allow subsequent DMA transfers to be signalled.



EXAMPLE 2: MEMORY TO MEMORY TRANSFERS USING DMA

This example describes a mechanism to transfer 64-bit data words from one memory block to another. It is assumed that 512 words (4096 bytes) are to be transferred.

The data words will be read from a base address of $0x6000_0000$, and will be written to a base address of $0x6000_4000$.

Software transfer control will be used, as is required for 'memory-to-memory' transfers. In this example, DMA channel 12 will be used. (Note that SRAM-SRAM transfers can be supported on all DMA channels.)

The required register settings for this transfer are noted below. Note that the default setting is assumed for any register fields that are not quoted here.

REGISTER / FIELD NAME	VALUE	DESCRIPTION					
DMA_GLB_CTRL	•						
DMA_ENA	0x1	Enables the DMA module					
DMA_PRI_SRC_12							
DMA_PRI_SRC_12	0x6000_0000	Selects 0x6000_0000 as the source					
DMA_PRI_DST_12							
DMA_PRI_DST_12	0x6000_4000	Selects 0x6000_4000 as the destination					
DMA_PRI_LEN_12							
DMA_PRI_LEN_12	0x1000	Selects a transfer length of 4096 bytes					
DMA_CTRL1_12							
DMA_DST_HSIZE	0x3	Selects 64-bit word size					
DMA_SRC_HSIZE	0x3	Selects 64-bit word size					
DMA_DST_NINC	0x0	Selects Incrementing Destination addresses					
DMA_SRC_NINC	0x0	Selects Incrementing Source addresses					
DMA_SOFT_XFER_ENA	0x1	Selects Software transfer control					
DMA_CH_ENA	0x1	Enables the DMA Channel					
Note that the default extring is assumed for any DNA Controller register fields that are not guated							

Note that the default setting is assumed for any DMA Controller register fields that are not quoted.

Table 161 DMA Example 2

The register settings described in Table 161 will initiate a 256-word (1024 byte) transfer from base address 0x6000_0000 to base address 0x6000_4000.

The DMA channel is automatically disabled (DMA_CH_ENA=0) on completion of the transfer.

On completion, the DMA controller will also assert bit [12] in the DMA Terminal Count Status (DMA_TC_STS) register, indicating that the Terminal Count for DMA channel 12 has been reached. When unmasked and enabled, this bit can be used to signal an Interrupt Event to the CCM module.

Note that the Terminal Count status bit should be reset (by writing '1' to the respective bit) in order to allow subsequent DMA transfers to be signalled.



EXAMPLE 3: LINKED LIST DMA OPERATION

This example describes a mechanism to transfer 3 packets of 32-bit data words from memory to the AIF2 module. The packets are defined in a list of descriptor registers, with the first packet descriptor at memory address 0x6007_0000.

The first packet comprises 256 words (1024 bytes) read from base address 0x6000_0000. The DMA descriptors for this part of the transfer are located at address 0x6007_0000.

The second packet comprises 256 words (1024 bytes) read from base address 0x6001_0000. The DMA descriptors for this part of the transfer are located at address 0x6007 0010.

The third packet comprises 512 words (2048 bytes) read from base address 0x6002_0000. The DMA descriptors for this part of the transfer are located at address 0x6007_0020.

The DMA descriptors for each of the packet transfers are contained in the memory configuration described in Table 162.

ADDRESS	VALUE	DESCRIPTION
Packet 1 definition		
0x6007_0000	0x6000_0000	Selects 0x6000_0000 as the source
0x6007_0004	0xF080_0020	Selects AIF_TX_DAT as the destination
0x6007_0008	0x400	Selects a transfer length of 256 bytes
0x6007_000C	0x6007_0010	Identifies the next packet descriptors address
Packet 2 definition		
0x6007_0010	0x6001_0000	Selects 0x6001_0000 as the source
0x6007_0014	0xF080_0020	Selects AIF_TX_DAT as the destination
0x6007_0018	0x400	Selects a transfer length of 256 bytes
0x6007_001C	0x6007_0020	Identifies the next packet descriptors address
Packet 3 definition		
0x6007_0020	0x6002_0000	Selects 0x6002_0000 as the source
0x6007_0024	0xF080_0020	Selects AIF_TX_DAT as the destination
0x6007_0028	0x1000	Selects a transfer length of 512 bytes
0x6007_002C	0x0000_0000	Terminates the Linked List chain

Table 162 DMA Example 3 - Linked List Memory configuration

The data words will be written to a fixed address in the AIF2 module; the AIF_TX_DAT register address for AIF2 is 0xF080_0020.

The AIF2 TX path requires the use of DMA channel 9. The handshake configuration must be Destination Data Phase ACK. (These requirements are described in Table 131.)

The required register settings for this transfer are noted in Table 163. Note that the default setting is assumed for any register fields that are not quoted here.



REGISTER / FIELD NAME	VALUE	DESCRIPTION				
DMA_GLB_CTRL						
DMA_ENA	0x1	Enables the DMA module				
DMA_AHB_SLAVE_ADDR						
DMA_AHB_SLAVE_ADDR	0xF040_0000	Defines the AHB Slave Address of the DMA module				
DMA_LINK_ADDR_9						
DMA_LINK_ADDR_9	0x6007_0000	Defines the address of the DMA descriptors for the first transfer packet				
DMA_CTRL1_9						
DMA_DST_HSIZE	0x2	Selects 32-bit word size				
DMA_SRC_HSIZE	0x2	Selects 32-bit word size				
DMA_LINK_INT	0x1	Configures the Terminal Count Interrupt to assert on completion of the final packet transfer.				
DMA_LINK_ENA	0x1	Enables Linked List DMA function				
DMA_SRC_ACK_CTRL	0x0	Selects Destination Address ACK				
DMA_ADP_ACK_CTRL	0x0	Selects Data Phase ACK				
DMA_DWB_ENA	0x1	Enabled Double-Buffer operation				
DMA_DST_NINC	0x1	Selects Non-Incrementing Destination addresses				
DMA_SRC_NINC	0x0	Selects Incrementing Source addresses				
DMA_SOFT_XFER_ENA	0x0	Selects Hardware handshake (ACK) control				
DMA_CH_ENA	0x1	Enables the DMA Channel				
Note that the default setting is assumed for any DMA Controller register fields that are not guoted.						

Note that the default setting is assumed for any DMA Controller register fields that are not quoted.

Table 163 DMA Example 3 - DMA Register settings

The memory configuration described in Table 162, and the register settings described in Table 163 will initiate a sequence of 3 transfers from memory to the AIF TX port.

The DMA channel is automatically disabled (DMA_CH_ENA=0) on completion of the transfer.

On completion, the DMA controller will also assert bit [9] in the DMA Terminal Count Status (DMA_TC_STS) register, indicating that the Terminal Count for DMA channel 9 has been reached. When unmasked and enabled, this bit can be used to signal an Interrupt Event to the CCM module.

The Terminal Count Interrupt status is configurable for Linked List chains - it can be used to indicate completion of each packet, or else completion of the final packet only. In the example settings above, the DMA_LINK_INT bit configures the DMA channel to indicate only the final packet transfer.

Note that the Terminal Count status bit should be reset (by writing '1' to the respective bit) in order to allow subsequent DMA transfers to be signalled.



AIF INTERFACE MODULES

AIF1 - BASE ADDRESS 0xF070_0000

AIF2 - BASE ADDRESS 0xF080_0000

AIF3 - BASE ADDRESS 0xF090_0000

AIF FEATURES

The AIF Interface modules provide the following features:

- Runtime configurable multi-channel TDM format
- Runtime configurable serial audio format: I2S, Left-Justified or Right-Justified
- Supports all commonly used sample rates (8kHz to 192 kHz)
- Supports any audio sample sizes to 32 bits
- Reports status number of samples in FIFO
- Runtime configurable FIFO thresholds: an interrupt is asserted when the number of samples in the FIFO is greater and or lower than the applicable limit
- Reports loss of channel order (FIFO error conditions)
- Supports slave or master modes
- Supports up to 64 TDM audio channels

An overview of the AIF module is illustrated in Figure 51.





The RX path de-serializer can be configured to convert the incoming serial audio stream to a parallel interface. If the FIFO is full, the newly arrived samples are dropped until there is space in the FIFO. The RX path de-serializer should be reset before a stable serial audio signal is present at the input.

The TX path serializer reads the audio samples from the FIFO and converts the parallel audio stream interface into the desired output format. If the FIFO is empty, this module can be configured either to repeat the last sample present in the FIFO or to transmit zeros.

The clock management block provides the BCLK and LRCLK generator functions.

The RX FIFO and TX FIFO decouple the AIF clock domain from the host system clock domain. Each FIFO holds a maximum of 64 samples. The status and number of samples in each FIFO are



accessible by means of memory mapped registers and ports. The back-end interface supports blocking transactions.

AIF INTERFACE FORMATS

The AIF digital audio interface ports comprise 4 external connections:

- AIFnTXDAT Data output
- AIFnRX_DAT Data input
- AIFnLRCLK Left/Right frame alignment clock
- AIFnBCLK Bit clock, for data synchronisation

In Master mode, the clock signals BCLK and LRCLK are outputs from the WM0011. In Slave mode, these signals are inputs.

The AIF data format is highly configurable, using the AIF_DATA_CFG and AIF_CLK_CFG registers (see Table 173 and Table 174). The AIF modules support I2S, Left-Justified, Right-Justified, DSP Mode-A, DSP Mode-B formats, and many others. Typical configurations are described and illustrated below.

In l^2 S mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on the Channel length and Sample length configuration, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.



Figure 52 I2S Justified Audio Interface

In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on the Channel length and Sample length configuration, there may be unused BCLK cycles before each LRCLK transition.



Figure 53 Left Justified Audio Interface



In Right Justified mode, the LSB is available on the last rising edge of BCLK before a LRCLK transition. All other bits are transmitted before (MSB first). Depending on the Channel length and Sample length configuration, there may be unused BCLK cycles after each LRCLK transition.



Figure 54 Right Justified Audio Interface

Many other AIF data formats can also be defined, supporting two or more channels of audio data. Dual phase mode can also be selected, allowing mixed-configuration sample slots for each channel. As an example, Figure 55 shows a format comprising 2 x 24-bit samples (Phase 1), followed by 4 x 16-bit samples (Phase 2). The first sample is delayed by 1 x BCLK cycle relative to the leading edge of the Frame Sync (LRCLK) signal.

Refer to the AIF_DATA_CFG and AIF_CLK_CFG register descriptions (Table 173 and Table 174) for further details on how to configure the AIF data format.



Figure 55 Multi-Channel Audio Interface



AIF INTERRUPTS

The AIF module can generate an interrupt when any of the conditions described in the AIF_INT_CTRL register occurs. The interrupt conditions provide status indications of the AIF TX and RX data buffers.

The AIF interrupt control registers are illustrated in Figure 56.



The interrupt control functions are replicated for each of the 3 AIF modules.

Figure 56 AIF Interrupts


AIF REGISTER MAP

The register map of the AIF module is illustrated in Table 164.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	AIF_RX_DAT	AIF Receive Data	0x0000_0000
Base + 0x04	AIF_RX_CH_ID	AIF Receive Channel ID	0x0000_0000
Base + 0x08	AIF_RX_STS	AIF Receive FIFO Status	0x0000_0000
Base + 0x10	AIF_RX_LIMIT	AIF Receive FIFO Upper Limit	0x0000_FFFF
Base + 0x20	AIF_TX_DAT	AIF Transmit Data	0x0000_0000
Base + 0x24	AIF_TX_CH_ID	AIF Transmit Channel ID	0x0000_0000
Base + 0x28	AIF_TX_STS	AIF Transmit FIFO Status	0x0000_0000
Base + 0x30	AIF_TX_LIMIT	AIF Transmit FIFO Lower Limit	0x0000_0000
Base + 0x40	AIF_DATA_CFG	AIF Data Configuration	0x01AC_01A4
Base + 0x44	AIF_CLK_CFG	AIF Serial Clocking Configuration	0x01F1_03F0
Base + 0x48	AIF_CTRL	AIF Control	0x0000_0022
Base + 0x4C	AIF_INT_CTRL	AIF Interrupt Control	0x0000_0000
Base + 0x60	AIF_MCLK_DIV	AIF MCLK Divider	0x0000_0000

Table 164 AIF Register Definition

AIF_RX_DAT – AIF RECEIVE DATA REGISTER

This register contains the received data from the RX FIFO. The audio samples have their MSB in bit 31, regardless of the number of bits per sample and the left/right justification being used.

The AIF_RX_DAT register can only be accessed when the RX FIFO is enabled using the AIF_CTRL register (see Table 175). For read access to the AIF_RX_DAT register, it is required that AIF_RX_ENA=1 and AIF_RX_RST=0.

The AIF_RX_DAT register cannot be read when the RX FIFO is empty. The RX FIFO status can be checked using the RX_EMPTY_STS bit in the AIF_RX_STS register (see Table 167).

Note that any attempt to read AIF_RX_DAT when the conditions described above do not support access may cause incorrect device behaviour. The restrictions noted also apply when accessing the register via the JTAG debug interface.

												AIF				_		r GIST	ΓER	2											
Ac	dres	ss = 0xF070_0000 (AIF 1) ss = 0xF080_0000 (AIF 2) ss = 0xF090_0000 (AIF 3) 29 28 27 26 25 24 23 22 21 20 19 18 17 1																						De	əfau	lt va	alue	= 0)	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	TS			-		-			S AC	S/W CES		RES VAL				•	•			•	DE	FIE SCF	ELD RIPT	ION	•	•			•	•	•
3	1:0		A	NF_	RX_	DAT	-		F	२०		0x0 00		Th		udio		ples ple a											ne ni	umb	er

Table 165 AIF_RX_DAT Register



AIF_RX_CH_ID – AIF RECEIVE CHANNEL ID REGISTER

This register indicates the channel number of the last audio sample read from the ${\sf AIF}_{\sf RX}_{\sf DAT}$ register.

											AIF	RE		NF_ /E C	-	_	_		GIS [.]	TER	ł										
Ac	ldre	ss =	0xF	080	_00	04 (<i>l</i>	AIF 2	2)																De	əfau	lt va	alue	= 0)	<000	0_0	000
31	30	29	FIELD S/W RESET NAME ACCESS VALUE														14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	TS			•		-			-								•			DE		ELD RIPT	ION	•	•			•			
3′	1:8			Re	serv	ed						0x0 000	_																		
7	:0		F	xx_s	SLO	T_IC)		F	ર૦		0x0	00	-	ot IE K Slo		are io	lenti	fied	by a	n int	ege	r froi	m 0	to [N	V-1]					

Table 166 AIF_RX_CH_ID Register

AIF_RX_STS – AIF RECEIVE FIFO STATUS REGISTER

This register indicates the number of samples currently in the RX FIFO.

										AIF	REG		AIF 'E FI	_	_			GIS	STEF	ł										
Addre Addre Addre	ss =	0xF	080	_00	08 (AIF :	2)																De	efau	lt va	lue	= 0	×000	0_0	000
31 30	29	= 0xF090_0008 (AIF 3) 2 28 27 26 25 24 23 22 21 20 19 18 17 FIELD S/W RESET												16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS		•	•												•	•	•	•		DE	FIE SCF	ELD RIPT	ION		•	•	•			
31:29		NAME ACCESS VALUE Reserved 0x0																												
28													(FIF	O E	Impt	y/Fu	ıll in	dica	tion.	= 0	not	Emp	oty, 1	= E	mpt	y.				
27:0	F	۲X_I	FIFC)_S/	٩MP	LES	;	F	२०		0x0 000		Nu	Imbe	er of	san	nples	s in '	the I	RX F	IFO									

Table 167 AIF_RX_STS Register



AIF_RX_LIMIT – AIF RECEIVE FIFO UPPER LIMIT REGISTER

This register holds the RX FIFO Upper Limit value.

When the number of samples in the RX FIFO exceeds the Upper Limit value, the RX_FIFO_LIM_INT_STS interrupt will be asserted (if enabled by the RX_FIFO_LIM_INT_ENA bit in the AIF_INT_CTRL register).

The DMA handshake to the RX FIFO is also triggered by the same Upper Limit value (when enabled by RX_FIFO_LIM_DMA_ENA). The DMA operation will not execute while the number of samples in the buffer is less than or equal to AIF_RX_LIMIT.

The RX FIFO buffer size is 64 samples. Therefore, to support the functionality described above, the AIF_RX_LIMIT is valid from 0 to 63.

										AI	F RI	ECE	EIVE	-		X_L PPE			REG	GIST	ER										
Ad	ldres Idres Idres	ss =	0xF	⁻ 080	_00	10 (<i>)</i>	AIF 2	2)																De	fau	lt va	lue	= 0x	(000	0_FI	FFF
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS	NAME ACCESS VALUE																		DE	FIE SCF	eld Ript		I							
31	NAME ACCESS VALUE 31:0 AIF_RX_LIMIT RW 0xFFFF RX Wr val the To								hen Ilue X_F e re o su	the the IFO_ spec	num RX_ LIM ctive	FIF DN bits	of sa D_L 1A_\$ in th	amp IM_I STS ne Al	les ir NT_ han IF_IN	STS dsha NT_(inte ake v CTR	errup will b L reg	ot an be as giste	d sserf er).	ted (if en	Jppe nable RX_L	ed by	/						

Table 168 AIF_RX_LIMIT Register

AIF_TX_DAT – AIF TRANSMIT DATA REGISTER

This register contains the data to be transmitted via the TX FIFO. The audio samples have their MSB in bit 31, regardless of the number of bits per sample and the left/right justification being used.

												AIF [·]			_	Х_С Dat			STE	R											
Ad	dres	ss =	s = 0xF070_0020 (AIF 1) s = 0xF080_0020 (AIF 2) s = 0xF090_0020 (AIF 3) 29 28 27 26 25 24 23 22 21 20 19 18 17 1																					De	əfau	lt va	alue	= 0>	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS			-		-			S AC	S/W CES	s	RES VAL					•			•	DE		ELD RIPT	ION	•	•	•	•	•	•	
31	:0		Þ	AIF_	TX_	DAT	-		v	VO		0x0 _00		Th		idio		ples ple a											ne nu	umb	er

Table 169 AIF_TX_DAT Register



AIF_TX_CH_ID – AIF TRANSMIT CHANNEL ID REGISTER

This register indicates the channel number of the next audio sample that will be written to the AIF_TX_DAT register.

												TRA		NIF_	-	_	_		EGIS	STEI	R										
Ac	ldre	ss =	5 = 0xF080_0024 (AIF 2) 5 = 0xF090_0024 (AIF 3) 29 28 27 26 25 24 23 22 21 20 19 18 17																					De	əfau	lt va	lue	= 0)	<000	0_0	000
31	30	29	FIELD S/W RESET NAME ACCESS VALUE														14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	TS		•	0xF090_0024 (AIF 3) 28 27 26 25 24 23 22 21 20 19 18 1 FIELD S/W ACCESS S/W ALUE														•			DE		ELD RIPT	ION	•	•	•	•	•	•	•
3′	1:8			Re	serv	ed						0x0 000																			
7	:0		Т	TX_S	SLO ⁻	T_IC)		F	RW		0x0	00	-	ot IE (Slo		re ic	lentif	fied I	oy a	n int	egei	r fror	m 0 '	to [N	I-1]					

Table 170 AIF_TX_CH_ID Register

AIF_TX_STS – AIF TRANSMIT FIFO STATUS REGISTER

											AIF '	TRA			_	_	STS ATU		EG	ISTI	ER											
Ad	ldre	ss = ss = ss =	0xF	080	_00	28 (AIF :	2)																	Def	aul	t va	alue	= 0	x000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	,	6	5	4	3	2	1	0
Bľ	TS		29 28 27 26 25 24 FIELD NAME Reserved TX_FULL_STS Reserved						-	S/W CES		RES VAL									D	F ESC	IEL RIP	_	N							
31:	:30		Reserved									0x	0																			
2	9							F	RO		0x	0	ТΧ	K FIF	O E	mpt	y/Fu	ıll ir	ndica	ation	0 =	no:	t Fu	II, 1	= F	ull.						
2	8			Re	serv	/ed						0x	0																			
27	7:0	٦						F	RO		0x0 000		Nu	umbe	er of	san	nple	s in	the	TXI	FIFC)										

This register holds the number of samples currently in the TX FIFO.

Table 171 AIF_TX_STS Register



AIF_TX_LIMIT – AIF TRANSMIT FIFO LOWER LIMIT REGISTER

This register holds the TX FIFO Lower Limit value.

When the number of samples in the TX FIFO is less than the Lower Limit value, the TX_FIFO_LIM_INT_STS interrupt will be asserted (if enabled by the TX_FIFO_LIM_INT_ENA bit in the AIF_INT_CTRL register).

The DMA handshake to the TX FIFO is also triggered by the same Lower Limit value (when enabled by TX_FIFO_LIM_DMA_ENA). The DMA operation will not execute while the number of samples in the buffer is greater than or equal to AIF_TX_LIMIT.

The TX FIFO buffer size is 64 samples. Therefore, to support the functionality described above, the AIF_TX_LIMIT is valid from 1 to 64.

										AIF	TR	AN	SMIT		_	_	. IMI ER L		r RE	GIS	TER	2									
Ad	dre	ss =	0xF	⁻ 080	00: 00: 00: 00:	30 (<i>)</i>	AIF 2	2)																D	efau	lt va	alue	= 0	×000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	9 18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS		FIELD S/W RESET																		DE		eld Ript		I						
31	:0	NAME ACCESS VALUE									W Lii T> the Tc	hen mit v K_Fl e re o su	the /alue FO_ spec	num e, the LIM ctive	er Lin Iber E TX DM bits errup 64.	of sa _FIF IA_S in th	amp FO_I STS ne Al	les ir _IM_ hand F_IN	INT_ dsha NT_(_ST ike v CTR	S int vill b L re	terru e as giste	pt a sert er).	nd ed (i	if en	able	d by				

Table 172 AIF_TX_LIMIT Register

AIF_DATA_CFG – AIF DATA CONFIGURATION REGISTER

The AIF data format comprises a sequence of data words corresponding to as many data slots as are configured. The number of slots, number of bits per slot, and audio sample size are configurable. Each audio sample may be Left or Right justified within the allocated time slots. Each audio sample is transmitted/received MSB-first. The first sample can be delayed relative to the leading edge of the Frame Sync (LRCLK) signal using the AIF_DATA_DLY control field.

In Dual-Phase mode (AIF_DUAL_PHASE=1), the sequence comprises two phases, where each phase is independently configurable. This allows, for example, 'n' channels of 24-bit samples to be followed by 'm' channels of 16-bit samples in an efficient manner. Phase 1 is transmitted/received before Phase 2.

The timing and polarity of the Frame Sync (LRCLK) signal is configurable, as described in the AIF_CLK_CFG register (see Table 174).

The AIF data format is highly flexible, supporting I2S, Left-Justified, Right-Justified, DSP Mode-A, DSP Mode-B formats, and many others.



											AIF	= DA				_				STE	R												
Addres Addres Addres	ss =	0xF	80	80_0	004	10 (AIF	2)																0	Def	aul	t v	alue	= ()x0	1A(°_0	1A4
31 30	29	28	27	7 2	26	25	24	23	3 22	2 21	20) 19	18	17	16	15	14	13	12	11	10	ę	9 8		7	6	5	4	:	3	2	1	0
BITS		•					•											•			DE				ON								•
31		AIF_	_D	UAI	L_F	РНА	ASE			RW		0:	k0			-				•			-	,	2)								
30:24		SL	ОТ	r_c	NT	_PI	H2			RW		0x	01	00 01 7F	h = h = h =	1 Slo 2 Slo 128	ot ots Slot	S					·		2								
23:21		SLOT_CNT_PH2 RW								0;	x5	Slc 0h 1h 2h 3h 4h 5h 6h 7h	ot Le = 8 = 1 = 2 = 2 = 3 = R = R	engtl bits 2 bit 6 bit 6 bit 4 bit 2 bit ese	n (nu s s s s rved rved	Imi	per o	f bits	s per	r si	lot) ir	ı ph	าลร	e 2									
20:19		SLOT_LEN_PH2RWOx5Slot Length (number 0h = 8 bits 1h = 12 bits 2h = 16 bits 3h = 20 bits 4h = 24 bits 5h = 32 bits 6h = Reserved 7h = Reserved Only valid when AIFAIF_DATA_DLYRW0x11h = 1-bit data delay 2h = 2-bit data delay 3h = Reserved									lay lay																						
18:16		AIF_DATA_DLY RW 0x1 SAMPLE_LEN_PH2 RW 0x4								x4	0h 1h 2h 3h 4h 5h 6h 7h No Let	= 8 = 1 = 2 = 2 = 3 = R = R te tl	bits 2 bit 6 bit 0 bit 4 bit 2 bit ese ese ese nat, 1 stifi	s s s rved rved if the ed o	e Si r R	lot Le	engti Just	h > S ified	Sai	mple	Lei	ngt	:h, t	her	n ead								
15			R	ese	_CNT_PH2RW0x017Fh = 128 Slots Only valid when AIF_DUAL_PHASE=1																												
14:8		SL	ОТ	C	NT	_PI	H1			RW		0x	01	00 01 	h = h =	1 Slo 2 Slo	ot ots		imbe	r of	slots	s) i	n pha	ise	1								



		All		IF_DATA_CFG
Addres	ss = 0xF070_0040 (AIF 1) ss = 0xF080_0040 (AIF 2) ss = 0xF090_0040 (AIF 3)			Default value = 0x01AC_01A4
31 30	29 28 27 26 25 24 23	22 21 20) 19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	
7:5	SLOT_LEN_PH1	RW	0x5	Slot Length (number of bits per slot) in phase 1 0h = 8 bits 1h = 12 bits 2h = 16 bits 3h = 20 bits 4h = 24 bits 5h = 32 bits 6h = Reserved 7h = Reserved
4	Reserved		0x0	
3	AIF_FORMAT	RW	0x0	Audio Sample Justification 0 = Left Justified 1 = Right Justified
2:0	SAMPLE_LEN_PH1	RW	0x4	Sample Length (sample length per slot) in phase 1 Oh = 8 bits 1h = 12 bits 2h = 16 bits 3h = 20 bits 4h = 24 bits 5h = 32 bits 6h = Reserved 7h = Reserved Note that, if the Slot Length > Sample Length, then each Slot will be Left-Justified or Right-Justified depending on the AIF_FORMAT bit.

Table 173 AIF_DATA_CFG Register



AIF_CLK_CFG – AIF SERIAL CLOCKING CONFIGURATION REGISTER

This register selects AIF Master or Slave mode, and defines the timing and polarity of the LRCLK signal. The sample edge for the RX and TX data can also be configured.

				IF_CLK_CFG								
Addres	ss = 0xF070_0044 (AIF 1) ss = 0xF080_0044 (AIF 2) ss = 0xF090_0044 (AIF 3)	AIT SENI		Default value = 0x01F1_03F0								
31 30	29 28 27 26 25 24 23	22 21 20	0 19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION								
31:28	Reserved											
27:20	AIF_LRCLK_LEN	RW	0x1F	Sets the length of the LRCLK active phase at the start of each frame. 00h = 1 BCLK cycle 01h = 2 BCLK cycles 02h = 3 BCLK cycles etc. Default is 1Fh (32 BCLK cycles)								
19	AIF_RX_EDGE	RW	0x0	Receive Data clock edge select 0 = AIFnRXDAT is sampled at the rising edge of AIFnBCLK 1 = AIFnRXDAT is sampled at the falling edge of AIFnBCLK								
18	AIF_MSTR	AIF_RX_EDGE RW 0x0 Receive Data clock edge select 0 = AIFnRXDAT is sampled at the rising edge of AIFnBCL 1 = AIFnRXDAT is sampled at the falling edge of AIFnBCL 0 Master/Slave configuration										
17	AIF_TX_EDGE	RW	0x0	Transmit Data clock edge select 0 = AIFnTXDAT is valid at the rising edge of AIFnBCLK 1 = AIFnTXDAT is valid at the falling edge of AIFnBCLK								
16	AIF_LRCLK_INV	RW	0x1	LRCLK Polarity select 0 = LRCLK is active high 1 = LRCLK is active low								
15:4	AIF_LRCLK_PERIOD	RW	0x03F	Sets the duration of the LRCLK frame. 000h = 1 BCLK cycle 001h = 2 BCLK cycles 002h = 3 BCLK cycles etc. Default is 03Fh (64 BCLK cycles)								
3:1	Reserved											
0	AIF_TX_DAT_ENA	RW	0x0	AIFnTXDAT output enable 0 = Disabled 1 = Enabled Note that the AIFnTXDAT output pin is also controlled via the CCM I/O Control registers. It is recommended to set AIF_TX_DAT_ENA=1 at all times.								

Table 174 AIF_CLK_CFG Register



AIF_CTRL – AIF CONTROL REGISTER

This register contains reset / enable control bits for the AIF modules.

			AIF	AIF_			STER													
Addres	ss = 0xF070_0048 (AIF 1) ss = 0xF080_0048 (AIF 2) ss = 0xF090_0048 (AIF 3)									De	əfau	ılt	val	e	= 0>	(000	0_0	022		
31 30	29 28 27 26 25 24 23	3 22 21 2	20 19 18	3 17 16	15 1	4	13 1	2 11	10	9	8	7	6	Ę	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET						DE	FIE SCR		ION						•	•	
31:6	Reserved																			
5	AIF_RX_RST	RW	0x1	AIF R) 0 = Do 1 = Re the R)	nothi eset th	ng e R	RX reę	jisters	and	the 1	TX/F	RX c	omr	mc	on re	egis	sters	s. Flu	ushe	s
4	AIF_RX_ENA	RW	0x0	AIF RX Contro 0 = Dis 1 = En	ols who sabled	ethe 1	er RX	data	is wr	itten	to tr	ne R	X F	IF	0.					
3:2	Reserved																			
1	AIF_TX_RST	RW	0x1	AIF TX 0 = Do 1 = Re the TX	nothi set th	ng e T	X reg	isters	and	the T	ſX/R	RX c	omn	no	on re	gis	ters	s. Flu	ushe	s
0	AIF_TX_ENA	RW	0x0	AIF TX Contro 0 = Dis 1 = En	ols who sabled	ethe	er TX	data i	s out	tput f	rom	the	тх	FI	IFO					

Table 175 AIF_CTRL Register

AIF_INT_CTRL – AIF INTERRUPT CONTROL REGISTER

The AIF module can generate interrupts to indicate the TX and RX FIFO buffer status, as described in Table 176. Note that the Interrupt Status fields (bits [19:16]) can only be asserted when the respective Interrupt Enable bit is set.

The AIF Interrupt output to the Interrupt module is asserted when any of the enabled AIF interrupts are asserted.

The handshake (ACK) function for DMA transfers to/from the TX/RX FIFO buffers is controlled using the TX_FIFO_LIM_DMA_ENA and RX_FIFO_LIM_DMA_ENA fields. These must be enabled when using a DMA transfer of data to/from the respective buffer.



									AIF	IN	/ TERF			IT_0			REG	SIS	TER	२													
Addre	ss = 0xl ss = 0xl ss = 0xl	F080	_00	4C (AIF 2	2)														<u> </u>				D	efa	aul	t v	alue	ə =	0x	000	0_0	0000
31 30	29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1:	3	12	11	10)	9	8	7	6	3	5	4		3	2	1	0
BITS			IELC			-		5/W			SET			_								FIE				-				-			
		Ν	AMI	E			AC	CES	S	VA	LUE									D	ES	CR	IPT	101	1								
31:22		Re	serv	ed						0x	000																						
21	TX_FI	FO_	LIM S	_DM	IA_S	т	F	RO		0	vx0	0 = 1 = Th	= T. = T. is I	FO L X FIF X FIF bit au	O L O L	ow ow	ver ver	Lin Lin	nit h nit h	as i as i	not be	be en r	en i eac	reac	che I		' Li	mit	CO	ndit	ion	is r	10
20	RX_FI	IFO_	LIM S	_DN	IA_S	т	F	20		0	vx0	RX 0 = 1 = Thi	(Fl = R = R is l	IFO (X FII X FII pit au	Jppe =O L =O L itoma) bb	ber ber	Lir Lir	nit h nit h	nas nas	no be	t be en r	en ead	rea cheo	che d	ed	· Li	mit	CO	ndit	ion	is r	10
19	TX_FI	_	EMF STS		_INT	_	F	RC		0	x0	TX Thi TX	(Fl is l	FO E bit as uffer ' '1' to	Empt serte was	ed en	(log	gic	•	to i	nd	icate	e a	тх	FII	FO	rea	ad a	atte	emp	ot wi	nen	the
18	RX_FI	FO_I	FUL S	L_IN	NT_S	т	F	RC		0	x0	Thi the	is I e R	IFO F bit as X bu '1' to	serte ffer v	ed wa	(log	gic	'1')	to i	nd	icat	e a	RX	FI	FO	w	rite a	atte	em	ot w	her	ו
17	TX_FI	FO_I	LIM_	_INT	_ST	s	F	RO		0	x0	0 = 1 = Th	= T. = T. is I	FO L X FIF X FIF nterr longe	⁼O L ⁼O L upt a	ow ow aut	ver ver	Lin Lin	nit h nit h	as i as i	noi be	en r	eac	hec	1		Lo	wer	Li	mit	con	diti	on
16	RX_FI	IFO_	LIM	_INT	_ST	s	F	२०		0	vx0	RX 0 = 1 = Thi	(F = R = R is I	IFO (X FII X FII nterr longe	Jppe =O L =O L upt a	er L Jpp Jpp aut	ber ber	Lir Lir	nit h nit h	nas nas	no be	en r	ead	cheo	b		Up	oper	Li	mit	con	diti	on
15:6		Re	serv	ed						0x	000																						
5	TX_FI	FO_I	LIM_ A	_DM	IA_E	N	٦	RW		0	x0	0 = 1 =	= D = E	FO L isabl nable pit m	ed ed												T)	K FI	FC) bu	Iffer		
4	RX_FI	FO_	LIM A	_DM	IA_E	N	F	RW		0	x0	0 = 1 =	= D = E	IFO (isabl nable pit m	ed ed												he	RX	FI	FO	but	fer	
3	TX_FI		emf Ena		_INT	-	F	RW		0	x0	0 =	= D	FO E isabl nable	ed	y I	nte	erru	pt E	Inal	ole												
2	RX_FI	FO_I	FUL A	L_IN	IT_E	N	F	RW		0	x0	0 =	= D	IFO F isabl nable	ed	nte	erru	ıpt	Ena	able													
1	TX_FI	FO_I	LIM_	_INT	_EN	A	F	RW		0	x0	TX 0 =	(FI = D	FO L isabl nable	.owe ed	er L	.imi	it Ir	nteri	rupt	Eı	nabl	e										



											AIF	: INT		NIF_		_		L . REG	gis.	TER											
Ad	dres	ss =	0xF	080	_004	4C (AIF 1 AIF 2 AIF 3	2)																De	əfau	lt va	alue	= 0>	<000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS				IELC AME	-			S AC	S/W CES	s	RES VAL			•		•				DE		ELD RIPT	ION	•	•	•	•	•		
()	RX	(_FII	=0_	LIM_	_INT	_EN	Ą	F	RW		0×	:0	0 =	= Dis	FO L sable able	ed	r Lim	iit Ir	nterr	upt E	Enat	ole								

Table 176 AIF_INT_CTRL Register

AIF_MCLK_DIV – AIF MCLK DIVIDER REGISTER

In AIF Master mode the AIF module generates the BCLK and LRCLK signals as outputs from the WM0011.

The BCLK output is generated as AIFn_MSTR_CLK (see Figure 16). The clock source is selected via a multiplexer, using the CLK_SEL_AIFn bits (see Table 19). The MCLK_AIFn signal, derived from PLLOUT, is one of the inputs to this multiplexer, and is configured as described below. See "Clocking" for further details.

The LRCLK output is derived from BCLK; the polarity, pulse length and frame period are configured using the AIF_CLK_CFG register (see Table 174).

The AIF_MCLK_DIV registers define the ratio of the PLLOUT frequency to the MCLK_AIFn frequency. MCLK_DIV_INTG defines the integer portion of the frequency ratio; MCLK_DIV_FRAC defines the fractional portion.

For example, if PLLOUT = 125MHz and the required BCLK frequency = 12.288MHz, the frequency ratio is approximately 10.172526. The corresponding register settings would be MCLK_DIV_INTG=0x00Ah, MCLK_DIV_FRAC=0x2C2AA.

When MCLK_AIFn is selected as the clock source (CLK_SEL_AIFn=1h), then the PLLOUT frequency ratio (MCLK_DIV) must be set to 4.0 or higher.

Note that the BCLK frequency can be calculated as Sample Frequency * AIF_LRCLK_PERIOD.

												AIF		IF_				IV GIS	TER	1											
Ac	ldre: Idre: Idre:	ss =	0xF	080	_00	60 (<i>l</i>	AIF	2)																D	efau	lt va	lue	= 0;	k000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	0 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS			-	IELI	-			-	S/W CES	s	RES VAI									DE	FIE SCF	eld Ript	ION	l						
31	:20		МС	LK_	_DIV	′_IN⁻	ΤG		F	RW		0x0	00	(C W	ode nen	d as MCI	LSE _K_/	of P 3 = 1 AIFn ITG I) is tł	ne cl	lock	sour	ce (CLK	_	EL_A	lFn	=1h)	, the	'n	
19	9:0		МС	LK_	DIV	_FR	AC		F	RW		0× _00	:0 100				•	ion c B = (LO	JT /	BCL	.K ra	tio							

Table 177 AIF_MCLK_DIV Register



JTAG (JTAG) MODULE

For further details on the JTAG module please refer to the documentation available from Tensilica (www.tensilica.com).

CROSS-TRIGGER MODULE (CTM)

For further details on the Cross-Trigger module please refer to the documentation available from Tensilica (www.tensilica.com).

ON-CHIP DEBUG (OCD) MODULE

For further details on the On-Chip Debug module please refer to the documentation available from Tensilica (www.tensilica.com).



APPLICATIONS INFORMATION

To achieve a reasonable level of long term jitter, it is vital to deliver an analogue-grade power supply to the PLL via AVDD.

Board layout around the capacitor and the path from there to the AVDD and PLLC pins is critical. It is vital that the AVDD and power are treated as sensitive analogue signals.

The power (AVDD) path must be a single wire from the DSP pin to the capacitor, and then through the series resistor to board power (VDD). The distance from the DSP pin to the capacitor should be as short as possible.

Similarly, the ground (PLLC) path should be from the IC pin to the capacitor, with the distance from IC pin to capacitor being very short. This DSP has the PLL ground connection made on-chip, so the external PLLC connection must not be connected to PCB ground.



Figure 57 Recommended Filter Circuit for the PLL



CONNECTIVITY DIAGRAM





PACKAGE DIMENSIONS



Symbols		Dimensio	ons (mm)	
	MIN	NOM	MAX	NOTE
A	0.592	0.636	0.681	
A1	0.175	0.190	0.205	
A2	0.381	0.406	0.432	
D	3.000	3.055	3.080	
D1		2.400 BSC		
E	3.000	3.055	3.080	
E1		2.400 BSC		
е		0.400 BSC		4
f1	0.300	0.328		Bump centre to die edge
f2	0.300	0.328		Bump centre to die edge
h	0.216	0.270	0.324	
g	0.036	0.040	0.044	
aaa		0.10		
bbb		0.10		
ccc		0.03		
ddd		0.015		

NOTES: 1. PRIMARY DATUM -Z- AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. 2. A1 CORNER IS IDENTIFIED BY INKILASER MARK ON TOP PACKAGE. 3. BILATERAL TOLERANCE ZONE IS APPLIED TO EACH SIDE OF THE PACKAGE BODY. 4. '9' REPRESENTS THE BASIC SOLDER BALL GRID PITCH. 5. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE. 6. FOLLOWS JEDEC DESIGN GUIDE MO-211-C.



IMPORTANT NOTICE

Wolfson Microelectronics plc ("Wolfson") products and services are sold subject to Wolfson's terms and conditions of sale, delivery and payment supplied at the time of order acknowledgement.

Wolfson warrants performance of its products to the specifications in effect at the date of shipment. Wolfson reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Wolfson to verify that the information is current.

Testing and other quality control techniques are utilised to the extent Wolfson deems necessary to support its warranty. Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.

In order to minimise risks associated with customer applications, the customer must use adequate design and operating safeguards to minimise inherent or procedural hazards. Wolfson is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Wolfson products. Wolfson is not liable for such selection or use nor for use of any circuitry other than circuitry entirely embodied in a Wolfson product.

Wolfson's products are not intended for use in life support systems, appliances, nuclear systems or systems where malfunction can reasonably be expected to result in personal injury, death or severe property or environmental damage. Any use of products by the customer for such purposes is at the customer's own risk.

Wolfson does not grant any licence (express or implied) under any patent right, copyright, mask work right or other intellectual property right of Wolfson covering or relating to any combination, machine, or process in which its products or services might be or are used. Any provision or publication of any third party's products or services does not constitute Wolfson's approval, licence, warranty or endorsement thereof. Any third party trade marks contained in this document belong to the respective third party owner.

Reproduction of information from Wolfson datasheets is permissible only if reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices (including this notice) and conditions.Wolfson is not liable for any unauthorised alteration of such information or for any reliance placed thereon.

Any representations made, warranties given, and/or liabilities accepted by any person which differ from those contained in this datasheet or in Wolfson's standard terms and conditions of sale, delivery and payment are made, given and/or accepted at that person's own risk. Wolfson is not liable for any such representations, warranties or liabilities or for any reliance placed thereon by any person.

ADDRESS:

Wolfson Microelectronics plc Westfield House 26 Westfield Road Edinburgh EH11 2QB

Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001 Email :: <u>sales@wolfsonmicro.com</u>



REVISION HISTORY

DATE	REV	DESCRIPTION OF CHANGES	PAGE	CHANGED BY
2/08/12	1.0	Initial draft		PH
19/10/12	2.0	Updates to all sections, including some pin/register names.		PH
22/11/12	2.1	Maximum recommended DCVDD increased to 1.32V	14	PH
22/01/13	2.2	Pin Description updated, incorporating pull-up/down capabilities Max AVDD updated Electrical Characteristics updated Signal Timing Requirements updated Clocking diagram updated to incorporate TMRn_CLK signals Updates to PLL description, registers, and configuration examples Miscellaneous updates to I/O Control Registers Clarifications and updates to I2C module description Updates to GPIO/IRQC edge detect control register descriptions Minor clarifications to SPI module description		PH
06/02/13	3.0	Additions and edits in DMA module description, including examples Minor clarifications to AIF module description UART module description added I2S TDM mode deleted		РН
07/02/13	3.0	I2C 10-bit address mode deleted Block diagram updated (CLK DIV now labeled as Chip Config Module) 10-bit I2C addressing deleted I2S TDM mode deleted Typical Power Consumption data added Miscellaneous minor clarifications and corrections		PH
20/03/13	4.0	TRAX module description added Correction to Memory Map definition (APB Bridge space)		PH
20/05/13	4.0	Pin Description updates (name changes only) Minor clarifications to Warm Reset, Sleep/Wake-Up, AIF Bypass and SPI module descriptions Significant clarifications to I2C module description Notes added for avoidance of false interrupts in GPIO and IRQC.		РН
01/00/110	4.4	Noted requirements for accessing AIF_RX_DAT register.	4	IN As a D
21/08/13	4.1	Front page description updated	1	JMacD

