

LM2770

LM2770 High Efficiency Switched Capacitor Step-Down DC/DC Regulator with Sleep Mode

Check for Samples: LM2770

FEATURES

- High Efficiency Multi-Gain Architecture: Peak Power Efficiency >85%
- Output Voltage Pairs: 1.2V/1.5V and 1.2V/1.575V
- **Dynamic Output Voltage Selection** •
- ±3% Output Voltage Accuracy
- **Output Currents up to 250mA** .
- 2.7V to 5.5V Input Range

Typical Application Circuit

- Low-Supply-Current Sleep Mode
- 55µA Quiescent Supply Current in Full-Power Mode
- Soft-Start
- Short-Circuit Protection in Full-Power Mode
- **Current-Limit Protection in Sleep Mode**
- WSON-10 Package (3mm × 3mm × 0.8mm)

APPLICATIONS

- **DSP** Power Supplies •
- **Baseband Power Supplies**
- Mobile Phones and Pagers •
- **Portable Electronic Equipment**

DESCRIPTION

EFFICIENCY

The LM2770 is a switched capacitor step-down regulator that is ideal for powering low-voltage applications in portable systems. The LM2770 can supply load currents up to 250mA and operates over an input voltage range of 2.7V to 5.5V. This makes the LM2770 a great choice for systems powered by 1-cell Li-lon batteries and chargers. The output voltage of the LM2770 can be dynamically switched between two output levels with a logic input pin. Output voltage pairs currently available include 1.2V/1.5V and 1.2V/1.575V. Other pairs of voltage options can be developed upon request.





100% LM2770 90% 80% 70% 60% 50% 40% IDO 30% 20% V_{OUT} = 1.5V 10% I_{OUT} = 100 mA 0% 3.5 4.0 4.5 5.0 5.5 3.0 VIN (V)

Figure 2. LM2770 Efficiency vs. Low-Dropout Linear Regulator (LDO) Efficiency

AA)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

SNVS318E -NOVEMBER 2004-REVISED MAY 2013

DESCRIPTION (CONTINUED)

LM2770 efficiency is superior to both fixed-gain switched capacitor buck regulators and low-dropout linear regulators (LDO's). Multiple fractional gains maximize power efficiency over the entire input voltage and output current ranges. The LM2770 can also be switched into a low-power sleep mode when load currents are light (\leq 20mA). In sleep mode, the charge pump is off, and the output is driven with a low-noise, low-power linear regulator.

Soft-start, short-circuit protection, current-limit protection, and thermal-shutdown protection are also included. The LM2770 is available in TI's small 10-pin Leadless Leadframe Package (WSON-10).

Connection Diagram



Figure 3. 10-Pin Non-Pullback Leadless Frame Package (WSON-10) See Package Number DSC0010A

. ..

	Pin Description							
Pin #	Name	Description						
1	V_{SEL}	Output Voltage Select Logic Input. If V_{SEL} is high, V_{OUT} = high voltage. If V_{SEL} is low, V_{OUT} = low voltage. (See Order Information for available voltage options)						
2	EN	Enable Pin Logic Input. If high, part is enabled. If low, part is in shutdown.						
3	C2+	Flying Capacitor 2: Positive Terminal						
4	GND	Ground						
5	C2-	Flying Capacitor 2: Negative terminal						
10	SLEEP	Sleep Mode Logic Input. If high, the part operates in sleep mode, and the output is driven by a low power linear regulator. If low, the part operates in full-power mode, and the output is driven by the switched capacitor regulator						
9	V _{IN}	Input Voltage. Recommended V _{IN} operating range: 2.7V to 5.5V						
8	C1+	Flying Capacitor 1: Positive Terminal						
7	C1-	Flying Capacitor 1: Negative Terminal						
6	Vout	Output Voltage						



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



SNVS318E-NOVEMBER 2004-REVISED MAY 2013

www.ti.com

Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

5		
V _{IN} Pin Voltage		-0.3V to 6.0V
EN, SLEEP, and V _{SEL} Pin Voltages		-0.3V to (V _{IN} +0.3V) w/ 6.0V max
Continuous Power Dissipation ⁽⁴⁾		Internally Limited
V _{OUT} Short to GND Duration ⁽⁵⁾	Infinite	
Junction Temperature (T _{J-MAX})	150°C	
Storage Temperature Range		-65ºC to +150º C
Maximum Lead Temperature ⁽⁶⁾		265°C
$rac{1}{2}$	Human Body Model	2.0kV
ESD Rating ⁽⁷⁾	Machine Model	200V

(1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply specified performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.

- (2) All voltages are with respect to the potential at the GND pin.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_J=150^{\circ}C$ (typ.) and disengages at $T_J=140^{\circ}C$ (typ.).
- (5) Short circuit protection circuitry protects the part from immediate destructive failure when V_{OUT} is shorted to GND. Applying a continuous GND short to the output may shorten the lifetime of the device.
- (6) For detailed information on soldering requirements and recommendations, please refer to Texas Instruments' Application Note 1187 (Literature Number SNOA401): Leadless Leadframe Package (LLP).
- (7) The Human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin. MIL-STD-883 3015.7

Operating Ratings⁽¹⁾⁽²⁾

Input Voltage Range	2.7V to 5.5V
Recommended Load Current Range	0mA to 250mA
Junction Temperature (T _J) Range	-30°C to +105°C
Ambient Temperature (T _A) Range ⁽³⁾	-30°C to +85°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply specified performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.

(2) All voltages are with respect to the potential at the GND pin.

(3) Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 105°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} - (θ_{JA} × P_{D-MAX}).

Thermal Properties

Juntion-to-Ambient Thermal Resistance (θ_{JA}), WSON10 Package ⁽¹⁾ 55°C/W

(1) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues.

SNVS318E -NOVEMBER 2004-REVISED MAY 2013

Electrical Characteristics⁽¹⁾⁽²⁾

Limits in standard typeface are for $T_J = 25^{\circ}$ C. Limits in **boldface** type apply over the full operating junction temperature range (-30°C $\leq T_J \leq +105^{\circ}$ C). Unless otherwise noted, specifications apply to the LM2770 Typical Application Circuit (pg. 1) with: $V_{IN} = 3.6V$; $V(EN) = V_{SEL} = 1.8V$, V(SLEEP) = 0V, $C_{IN} = C_{OUT} = 10\mu$ F, $C_1 = C_2 = 1.0\mu$ F.⁽³⁾

Symbol	Parameter	Condition	Min	Тур	Max	Units			
Output Volt	age Specifications: Specific to Indi	vidual LM2770 Options							
		V _{IN} = 3.5V, I _{OUT} = 150mA, V _{SEL} = 1.8V	1.443	1.495	1.547				
	LM2770-1215: 1.5V Output Voltage Regulation	$3.0V \le V_{IN} \le 4.5V$ $I_{OUT} = 150mA, V_{SEL} = 1.8V$	1.495	1.570					
M		$4.5V < V_{IN} \le 5.5V,$ $I_{OUT} = 150mA, V_{SEL} = 1.8V$	1.428	1.495	1.562	- V			
		V_{IN} = 3.5V, I_{OUT} = 150mA, V_{SEL} = 0V	1.157	1.205	1.253	V			
	LM2770-1215: 1.2V Output Voltage Regulation	$3.0V \le V_{IN} \le 4.5V$ I _{OUT} - 150mA, V _{SEL} =0V	1.140	1.205	1.270				
		$4.5V < V_{IN} \le 5.5V,$ $I_{OUT} = 150mA, V_{SEL} = 0V$	1.135	1.205	1.275				
V _{OUT-12157}		V _{IN} = 3.5V, I _{OUT} = 150mA, V _{SEL} = 1.8V	1.528	1.575	1.622				
	LM2770-12157: 1.575V Output Voltage Regulation LM2770-12157: 1.2V Output Voltage Regulation	$3.1V \le V_{IN} \le 4.5V$ $I_{OUT} = 150mA$, $V_{SEL} = 1.8V$	1.500	1.575	1.650				
		4.5V < V _{IN} ≤ 5.5V, I _{OUT} = 150mA, V _{SEL} = 1.8V	1.504	1.575	1.646	v			
		V _{IN} = 3.5V, I _{OUT} = 150mA, V _{SEL} = 0V	1.162	1.210	1.258				
		$3.0V \le V_{IN} \le 4.5V$ I_{OUT} - 150mA, V _{SEL} =0V	1.145	1.210	1.275				
		$4.5V < V_{IN} \le 5.5V,$ $I_{OUT} = 150mA, V_{SEL} = 0V$	1.145	1.210	1.275				
V _{OUT} /I _{OUT}	Load Regulation	I _{OUT} = 1mA to 250mA		0.18		mV/mA			
	LM2770-1215: 1.5V Output Voltage Regulation - SLEEP Mode	$3.0V \le V_{IN} \le 5.5V$, $0mA \le I_{OUT} \le 20mA$, $V_{SEL} = 0V$, V(SLEEP) = 1.8V	1.435	1.495	1.555				
V _{LDO-1215}	LM2770-1215: 1.2V Output Voltage Regulation - SLEEP Mode	$3.0V \le V_{IN} \le 5.5V$, $0mA \le I_{OUT} \le 20mA$, $V_{SEL} = 0V$, V(SLEEP) = 1.8V	1.145	1.205	1.265	- V			
	LM2770-12157: 1.575V Output Voltage Regulation - SLEEP Mode	$3.0V \le V_{IN} \le 5.5V,$ $0mA \le I_{OUT} \le 20mA,$ $V_{SEL} = 0V, V(SLEEP) = 1.8V$	1.520	1.575	1.630				
V _{LDO-12157}	LM2770-12157: 1.2V Output Voltage Regulation - SLEEP Mode	$3.0V \le V_{IN} \le 5.5V$, $0mA \le I_{OUT} \le 20mA$, $V_{SEL} = 0V$, $V(SLEEP) = 1.8V$	1.150	1.210	1.270	- V			

(1) All voltages are with respect to the potential at the GND pin.

(2) Min and Max limits are specified by design, test, or statistical analysis. Typical numbers are not ensured, but do represent the most likely norm.

(3) C_{IN}, C_{OUT}, C₁, and C₂: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.



SNVS318E-NOVEMBER 2004-REVISED MAY 2013

www.ti.com

Electrical Characteristics⁽¹⁾⁽²⁾ (continued)

Limits in standard typeface are for $T_J = 25^{\circ}$ C. Limits in **boldface** type apply over the full operating junction temperature range (-30°C $\leq T_J \leq +105^{\circ}$ C). Unless otherwise noted, specifications apply to the LM2770 Typical Application Circuit (pg. 1) with: $V_{IN} = 3.6V$; $V(EN) = V_{SEL} = 1.8V$, V(SLEEP) = 0V, $C_{IN} = C_{OUT} = 10\mu$ F, $C_1 = C_2 = 1.0\mu$ F.⁽³⁾

Parameter	Condition	Min	Тур	Max	Units
ons Below Apply to All LM2770 Opti	ons				<u>.</u>
Power Efficiency	viency $V_{IN} = 3.6V, I_{OUT} = 150mA$ $V_{OUT} = 1.5V$				
Average Eficiency over Li-Ion Input Voltage Range ⁽⁴⁾	$3.0V \le V_{IN} \le 4.2V$ $I_{OUT} = 200mA, V_{OUT} = 1.5V$		73		%
Quiescent Supply Current: Full- power Mode	$2.7V \le V_{IN} \le 5.5V$ $I_{OUT} = 0mA$ V(SLEEP) = 0V		55	75	μA
Quiescent Supply Current: Sleep Mode	$2.7V \le V_{IN} \le 5.5V$ $I_{OUT} = 0mA$ V(SLEEP) = 1.8V		50	65	μA
Shutdown Current	$2.7V \le V_{IN} \le 5.5V$ V(EN) = 0V		0.1	0.5	μA
Current Limit - Sleep Mode	$0V \le V_{OUT} \le 0.2V$ V(SLEEP) = 1.8V		60		mA
Turn-on Time	$V_{IN} = 3.6V, C_{OUT} = 10 \mu F$		200		μs
Switching Frequency	$2.7V \le V_{IN} \le 5.5V$	475	700	925	kHz
pecifications: EN, ENA, ENB					·
Logic-low Input Voltage	$2.7V \le V_{IN} \le 5.5V$	0		0.4	V
Logic-high Input Voltage	$2.7V \le V_{IN} \le 5.5V$	1.0		VIN	V
Logic-high Input Current: SLEEP and V_{SEL} pins	Logic Input = 3.0V		0.1		μA
Logic-high Input Current: EN pin ⁽⁵⁾	V(EN) = 1.8V		6		μA
Logic-low Input Current: All Logic Pins	Logic Input = 0V		0		μA
	Power Efficiency Average Eficiency over Li-Ion Input Voltage Range ⁽⁴⁾ Quiescent Supply Current: Full- power Mode Quiescent Supply Current: Sleep Mode Shutdown Current Current Limit - Sleep Mode Turn-on Time Switching Frequency pecifications: EN, ENA, ENB Logic-low Input Voltage Logic-high Input Current: SLEEP and V _{SEL} pins Logic-low Input Current: EN pin ⁽⁵⁾ Logic-low Input Current: All Logic	Power Efficiency $V_{IN} = 3.6V, I_{OUT} = 150mA$ $V_{OUT} = 1.5V$ Average Efficiency over Li-Ion Input Voltage Range ⁽⁴⁾ $3.0V \le V_{IN} \le 4.2V$ $I_{OUT} = 200mA, V_{OUT} = 1.5V$ Quiescent Supply Current: Full- power Mode $2.7V \le V_{IN} \le 5.5V$ $I_{OUT} = 0mA$ $V(SLEEP) = 0V$ Quiescent Supply Current: Sleep Mode $2.7V \le V_{IN} \le 5.5V$ $I_{OUT} = 0mA$ $V(SLEEP) = 1.8V$ Shutdown Current $2.7V \le V_{IN} \le 5.5V$ $V(EN) = 0V$ Current Limit - Sleep Mode $0V \le V_{OUT} \le 0.2V$ $V(SLEEP) = 1.8V$ Turn-on Time $V_{IN} = 3.6V, C_{OUT} = 10\mu F$ Switching Frequency $2.7V \le V_{IN} \le 5.5V$ $2.7V \le V_{IN} \le 5.5V$ Logic-low Input Voltage $2.7V \le V_{IN} \le 5.5V$ Logic-high Input Voltage $2.7V \le V_{IN} \le 5.5V$ Logic-high Input Current: SLEEP and V_{SEL} pinsLogic Input = 3.0VLogic-high Input Current: All Logic Logic-low Input Current: All LogicLogic Input = 0.V/	Power EfficiencyVIN = 3.6V, IQUT = 150mA VOUT = 1.5VPower Efficiency $V_{IN} = 3.6V, I_{QUT} = 150mA$ $V_{OUT} = 1.5V3.0V \le V_{IN} \le 4.2V$ IOUT = 200mA, $V_{OUT} = 1.5V$ Quiescent Supply Current: Full- power Mode $2.7V \le V_{IN} \le 5.5V$ IOUT = 0mA V(SLEEP) = 0V $2.7V \le V_{IN} \le 5.5V$ IOUT = 0mA V(SLEEP) = 0VQuiescent Supply Current: Sleep Mode $2.7V \le V_{IN} \le 5.5V$ IOUT = 0mA V(SLEEP) = 1.8V $2.7V \le V_{IN} \le 5.5V$ IOUT = 0.2V V(EN) = 0VShutdown Current $2.7V \le V_{IN} \le 5.5V$ V(SLEEP) = 1.8V $0V \le V_{OUT} \le 0.2V$ V(SLEEP) = 1.8VTurn-on Time $V_{IN} = 3.6V, C_{OUT} = 10\mu$ FSwitching Frequency $2.7V \le V_{IN} \le 5.5V$ 475 pecifications: EN, ENA, ENBLogic-low Input Voltage $2.7V \le V_{IN} \le 5.5V$ 0Logic-low Input Voltage $2.7V \le V_{IN} \le 5.5V$ 1.0Logic-high Input Current: SLEEP and V_{SLE} pinsLogic Input = 3.0V1.0Logic-high Input Current: EN pin ⁽⁵⁾ V(EN) = 1.8VLogic Input = 0.V	Note: Selow Apply to All LM2770 OptionsPower Efficiency $V_{IN} = 3.6V, I_{OUT} = 150mA$ $V_{OUT} = 1.5V$ 82Average Eficiency over Li-Ion Input Voltage Range ⁽⁴⁾ $3.0V \le V_{IN} \le 4.2V$ $I_{OUT} = 200mA, V_{OUT} = 1.5V$ 73Quiescent Supply Current: Full- power Mode $2.7V \le V_{IN} \le 5.5V$ $I_{OUT} = 0mA$ $V(SLEEP) = 0V$ 55Quiescent Supply Current: Sleep Mode $2.7V \le V_{IN} \le 5.5V$ $I_{OUT} = 0mA$ $V(SLEEP) = 1.8V$ 50Shutdown Current $2.7V \le V_{IN} \le 5.5V$ $V(EN) = 0V$ 0.1Current Limit - Sleep Mode $0V \le V_{OUT} \le 0.2V$ $V(SLEEP) = 1.8V$ 60Turn-on Time $V_{IN} = 3.6V, C_{OUT} = 10\muF$ 200Switching Frequency $2.7V \le V_{IN} \le 5.5V$ 0Logic-low Input Voltage $2.7V \le V_{IN} \le 5.5V$ 0Logic-high Input Voltage $2.7V \le V_{IN} \le 5.5V$ 0Logic-high Input Current: SLEEP and V_{SEL} pinsLogic Input = 3.0V0.1Logic-high Input Current: SLEEP and V_{SEL} pinsLogic Input = 3.0V0.1Logic-high Input Current: All Logic Logic Input = 0.0V00	Image: Select Apply to All LM2770 OptionsPower Efficiency $V_{IN} = 3.6V, I_{OUT} = 150 \text{mA}$ $V_{OUT} = 1.5V$ 82Average Efficiency over Li-Ion Input Voltage Range ⁽⁴⁾ $3.0V \le V_{IN} \le 4.2V$ $I_{OUT} = 200 \text{mA}, V_{OUT} = 1.5V$ 73Quiescent Supply Current: Full- power Mode $2.7V \le V_{IN} \le 5.5V$ $I_{OUT} = 0 \text{mA}$ $V(SLEEP) = 0V$ 5575Quiescent Supply Current: Sleep Mode $2.7V \le V_{IN} \le 5.5V$ $I_{OUT} = 0 \text{mA}$ $V(SLEEP) = 1.8V$ 5065Shutdown Current $2.7V \le V_{IN} \le 5.5V$ $V(EN) = 0V$ 0.10.5Current Limit - Sleep Mode $0V \le V_{OUT} \le 0.2V$ $V(SLEEP) = 1.8V$ 60Turn-on Time $V_{IN} = 3.6V, C_{OUT} = 10\mu\text{F}$ 200Switching Frequency Logic-low Input Voltage $2.7V \le V_{IN} \le 5.5V$ $V(IN) \le 5.5V$ 00.4Logic-low Input Voltage $2.7V \le V_{IN} \le 5.5V$ 00.4Logic-low Input Voltage $2.7V \le V_{IN} \le 5.5V$ 00.1Logic-high Input Current: SLEEP and V_{SEL} pinsLogic Input = 3.0V0.1Logic-high Input Current: All Logic Logic Input = 0V6610.1

(4) Efficiency is measured versus V_{IN}, with V_{IN} being swept in small increments from 3.0V to 4.2V. The average is calculated from these measurement results. Weighting to account for battery voltage discharge characteristics (V_{BAT} vs. Time) is not done in computing the average.

(5) There is a $300k\Omega$ pull-down resistor connected internally between the EN pin and GND.

Block Diagram



www.ti.com



Typical Performance Characteristics

Unless otherwise specified: $C_{IN} = 10\mu$ F, $C1 = 1.0\mu$ F, $C2 = 1.0\mu$ F, $C_{OUT} = 10\mu$ F, $T_A = 25^{\circ}$ C. Capacitors are low-ESR multi-layer ceramic capacitors (MLCC's).

Output Voltage vs. Input Voltage: $V_{OUT} = 1.2V$







Output Voltage vs. Input Voltage: V_{OUT} = 1.575V



Efficiency vs. Input Voltage: V_{OUT} = 1.2V

SNVS318E-NOVEMBER 2004-REVISED MAY 2013



Efficiency vs. Input Voltage: V_{OUT} = 1.5V



Efficiency vs. Input Voltage: V_{OUT} = 1.575V



EXAS STRUMENTS

www.ti.com



Typical Performance Characteristics (continued)





 $V_{IN} = 3.6V, V_{OUT} = 1.5V, I_{OUT} = 200mA$ CH1: $C_{IN} = C_{OUT} = 2 \times 10 \mu F$; C1 = C2 = 1 μ F; Scale: 50mV/Div CH2: $C_{IN} = C_{OUT} = 10\mu$ F; C1 = C2 = 1 μ F; Scale: 50mV/Div Time scale: 4µs/Div





 $V_{IN} = 3.6V, V_{OUT} = 1.5V, Load = 7.5\Omega$ (200mA) CH1: EN pin; Scale: 1V/Div CH2: V_{OUT}; Scale: 500mV/Div Time scale: 40µs/Div

Figure 15.



100

1.510

0

50

Figure 12.

OUTPUT CURRENT (mA)



 $V_{IN} = 3.6V, V_{OUT} = 1.5V, I_{OUT} = 200mA$ CH1: $C_{IN} = C_{OUT} = 2 \times 10 \mu F$; C1 = C2 = 1 μ F; Scale: 50mV/Div CH2: $C_{IN} = C_{OUT} = 10\mu$ F; C1 = C2 = 1 μ F; Scale: 50mV/Div Time scale: 4µs/Div



150

200

250

8



SNVS318E - NOVEMBER 2004 - REVISED MAY 2013

Typical Performance Characteristics (continued)

Unless otherwise specified: $C_{IN} = 10\mu$ F, $C1 = 1.0\mu$ F, $C2 = 1.0\mu$ F, $C_{OUT} = 10\mu$ F, $T_A = 25^{\circ}$ C. Capacitors are low-ESR multi-layer ceramic capacitors (MLCC's).



 $\label{eq:VIN} \begin{array}{l} V_{IN} = 3.6V, \ V_{OUT} = 1.5V, \ Load = 10mA - 150mA \ step \\ CH1 \ (top): \ Output \ Current; \ Scale: 100mA/Div \\ CH2: \ V_{OUT}; \ Scale: 100mV/Div \\ Time \ scale: \ 40\mu s/Div \end{array}$





 $\label{eq:VIN} \begin{array}{l} \mathsf{V}_{\mathsf{IN}} = 3.6\mathsf{V}, \ \mathsf{V}_{\mathsf{OUT}} = 1.5\mathsf{V}, \ \mathsf{Load} = 20\mathsf{mA} \\ \mathsf{CH1:} \ \mathsf{SLEEP} \ \mathsf{pin}; \ \mathsf{Scale:} \ \mathsf{2V/Div} \\ \mathsf{CH2:} \ \mathsf{V}_{\mathsf{OUT}}; \ \mathsf{Scale:} \ \mathsf{200\mathsf{mV/Div}} \\ \mathsf{Time} \ \mathsf{scale:} \ \mathsf{200\mathsf{\mu}s/Div} \\ \mathsf{Figure} \ \mathbf{17}. \end{array}$





 $\label{eq:VIN} \begin{array}{l} V_{IN}=3.6V, \ V_{OUT}=1.5V, \ Load=10mA-150mA \ step \\ CH1: \ V_{SEL} \ pin; \ Scale: \ 2V/Div \\ CH2: \ V_{OUT}; \ Scale: \ 500mV/Div \\ Time \ scale: \ 40\mu s/Div \end{array}$

Figure 18.



OPERATION DESCRIPTION

OVERVIEW

The LM2770 is a switched capacitor converter that produces a regulated low voltage output. The core of the part is a highly efficient charge pump that utilizes multiple fractional gains and pulse-frequency-modulated (PFM) switching to minimize power losses over wide input voltage and output current ranges. A description of the principal operational characteristics of the LM2770 is broken up into the following sections: PFM REGULATION, FRACTIONAL MULTI-GAIN CHARGE PUMP, and MULTI-GAIN EFFICIENCY PERFORMANCE . Each of these sections refers to the Block Diagram.

PFM REGULATION

The LM2770 achieves tightly regulated output voltages with pulse-frequency-modulated (PFM) regulation. PFM simply means the part only pumps when charge needs to be delivered to the output in order to keep the output voltage in regulation. When the output voltage is above the target regulation voltage, the part idles and consumes minimal supply-current. In this state, the load current is supplied solely by the charge stored on the output capacitor. As this capacitor discharges and the output voltage falls below the target regulation voltage, the charge pump activates, and charge is delivered to the output. This charge supplies the load current and boosts the voltage on the output capacitor.

The primary benefit of PFM regulation is when output currents are light and the part is predominantly in the lowsupply-current idle state. Net supply current is minimal because the part only occasionally needs to recharge the output capacitor by activating the charge pump. With PFM regulation, input and output ripple frequencies vary significantly, and are dependent on output current, input voltage, and, to a lesser degree, other factors such as temperature and internal switch characteristics.

FRACTIONAL MULTI-GAIN CHARGE PUMP

The core of the LM2770 is a two-phase charge pump controlled by an internally generated non-overlapping clock. The charge pump operates by using the external flying capacitors, C1 and C2, to transfer charge from the input to the output.

The two phases of the switching cycle will be referred to as the "charge phase" and the "hold/rest phase". During the charge phase, the flying capacitors are charged by the input supply. After charging the flying capacitors for half of a switching cycle [$t = 1/(2 \times F_{SW})$], the LM2770 switches to the hold/rest phase. In this configuration, the charge that was stored on the flying capacitors in the charge phase is transferred to the output. If the voltage on the output is below the target regulation voltage at completion of the switching cycle, the charge pump will switch back to the charge phase. But if the output voltage is above the target regulation voltage at the end of the switching cycle, the charge pump will remain in the hold/rest state. It will idle in this mode until the output voltage drops below the target regulation voltage. When this finally occurs, the LM2770 will switch back to the charge phase.

Input, output, and intermediary connections of the flying capacitors are made with internal MOS switches. The LM2770 utilizes two flying capacitors and a versatile switch network to achieve three distinct fractional voltage gains: $\frac{1}{3}$, $\frac{1}{2}$, and $\frac{2}{3}$. With this gain-switching ability, it is as if the LM2770 is three-charge-pumps-in-one. The "active" charge pump at any given time is the one that yields the highest efficiency based on the input and output conditions present.

MULTI-GAIN EFFICIENCY PERFORMANCE

The ability to switch gains based on input and output conditions results in optimal efficiency throughout the operating ranges of the LM2770. Charge-pump efficiency is derived in the following two ideal equations (supply current and other losses are neglected for simplicity):

$$I_{IN} = G \times I_{OUT} E = (V_{OUT} \times I_{OUT}) \div (V_{IN} \times I_{IN}) = V_{OUT} \div (G \times V_{IN})$$
(1)

In the equations, G represents the charge pump gain. Efficiency is at its highest as $G \times V_{IN}$ approaches V_{OUT} . Refer to the efficiency graphs in the Typical Performance Characteristics section for detailed efficiency data. The gain regions are clearly distinguished by the sharp discontinuities in the efficiency curves and are identified at the bottom of each graph (G = $\frac{2}{3}$, G = $\frac{1}{2}$, and G = $\frac{1}{3}$).



DYNAMIC OUTPUT VOLTAGE SELECTION

The output voltage of the LM2770 can be dynamically adjusted for the purpose of improving system efficiency. Each LM2770 version contains two built-in output voltage options: a high level and a low level (1.5V and 1.2V, for example). With the simple V_{SEL} logic input pin, the output voltage can be switched between these two voltages.

Dynamic voltage selection can be used to improve overall system efficiency. When comparing system efficiency between two different output voltages, evaluating power consumption often lends more insight than actually comparing converter efficiencies. An application powered with a Li-Ion battery is a good example to illustrate this. Referring to the LM2770 efficiency curves (see Typical Performance Characteristics), all LM2770 output voltage options operate with $G = \frac{1}{2}$ over the core Li-Ion battery voltage range (3.5V - 3.9V). Thus, the LM2770 circuit will draw an input current that is approximately half the output current in the core Li-Ion voltage range, regardless of the output voltage ($I_{IN} = G \times I_{OUT}$).

While varying the LM2770 output voltage does not directly improve system efficiency, it can have a secondary effect. Different output voltages often will result in different LM2770 load currents. This is where system efficiency can benefit from dynamic output voltage selection: the LM2770 load circuit can run at lower currents. This reduces LM2770 input current and improves overall system efficiency.

SLEEP MODE BYPASS LDO

The LM2770 offers a bypass low-dropout linear regulator (LDO) for low-noise performance under light loads. Capable of delivering up to 20mA of output current, this LDO has low ground pin current and is ideal for stand-by operation. The LDO is activated with the SLEEP logic input pin. When SLEEP is active, the charge pump is disabled and the LDO supplies all load current.

SHUTDOWN

The LM2770 is in shutdown mode when the voltage on the enable pin (EN) is logic-low. In shutdown, the LM2770 draws virtually no supply current. When in shutdown, the output of the LM2770 is completely disconnected from the input. The internal feedback resistors will pull the output voltage down to 0V (unless the output is driven by an outside source).

In some applications, it may be desired to disable the LM2770 and drive the output pin with another voltage source. This can be done, but the voltage on the output pin of the LM2770 must not be brought above the input voltage. The output pin will draw a small amount of current when driven externally due the internal feedback resistor divider connected between V_{OUT} and GND.

SOFT START

The LM2770 employs soft start circuitry to prevent excessive input inrush currents during startup. At startup, the output voltage gradually rises from 0V to the nominal output voltage. This occurs in 200 μ s (typ.). Soft-start is engaged when the part is enabled, including situations where voltage is established simultaneously on the V_{IN} and EN pins.

THERMAL SHUTDOWN

Protection from overheating-related damage is achieved with a thermal shutdown feature. When the junction temperature rises to 150°C (typ.), the part switches into shutdown mode. The LM2770 disengages thermal shutdown when the junction temperature of the part is reduced to 140°C (typ.). Due to the high efficiency of the LM2770, thermal shutdown and/or thermal cycling should not be encountered when the part is operated within specified input voltage, output current, and ambient temperature operating ratings. If thermal cycling is seen under these conditions, the most likely cause is an inadequate PCB layout that does not allow heat to be sufficiently dissipated out of the WSON package.

SHORT-CIRCUIT AND CURRENT LIMIT PROTECTION

The LM2770 charge pump contains circuitry that protects the device from destructive failure in the event of a direct short to ground on the output. This short-circuit protection circuit limits the output current to 400mA (typ.) when the output voltage is below 165mV (typ.). The sleep-mode LDO contains a 60mA (typ.) current limit circuit.

SNVS318E - NOVEMBER 2004 - REVISED MAY 2013



www.ti.com

RECOMMENDED CAPACITOR TYPES

The LM2770 requires 4 external capacitors for proper operation. Surface-mount multi-layer ceramic capacitors are recommended. These capacitors are small, inexpensive and have very low equivalent series resistance (ESR, $\leq 15m\Omega$ typ.). Tantalum capacitors, OS-CON capacitors, and aluminum electrolytic capacitors generally are not recommended for use with the LM2770 due to their high ESR, as compared to ceramic capacitors.

For most applications, ceramic capacitors with an X7R or X5R temperature characteristic are preferred for use with the LM2770. These capacitors have tight capacitance tolerance (as good as $\pm 10\%$) and hold their value over temperature (X7R: $\pm 15\%$ over -55°C to 125°C; X5R: $\pm 15\%$ over -55°C to 85°C).

Capacitors with a Y5V or Z5U temperature characteristic are generally not recommended for use with the LM2770. These types of capacitors typically have wide capacitance tolerance (+80%, -20%) and vary significantly over temperature (Y5V: +22%, -82% over -30°C to +85°C range; Z5U: +22%, -56% over +10°C to +85°C range). Under some conditions, a 1 μ F-rated Y5V or Z5U capacitor could have a capacitance as low as 0.1 μ F. Such detrimental deviation is likely to cause Y5V and Z5U capacitors to fail to meet the minimum capacitance requirements of the LM2770.

Net capacitance of a ceramic capacitor decreases with increased DC bias. This degradation can result in lower capacitance than expected on the input and/or output, resulting in higher ripple voltages and currents. Using capacitors at DC bias voltages significantly below the capacitor voltage rating will usually minimize DC bias effects. Consult capacitor manufacturers for information on capacitor DC bias characteristics.

Capacitance characteristics can vary quite dramatically with different application conditions, capacitor types, and capacitor manufacturers. It is strongly recommended that the LM2770 circuit be thoroughly evaluated early in the design-in process with the mass-production capacitors of choice. This will help to ensure that any such variability in capacitance does not negatively impact circuit performance.

The table below lists some leading ceramic capacitor manufacturers.

Manufacturer	Contact Information		
AVX	www.avx.com		
Murata	www.murata.com		
Taiyo-Yuden	www.t-yuden.com		
TDK	www.component.tdk.com		
Vishay-Vitramon	www.vishay.com		

OUTPUT CAPACITOR AND OUTPUT VOLTAGE RIPPLE

The output capacitor in the LM2770 circuit (C_{OUT}) directly impacts the magnitude of output voltage ripple. Other prominent factors also affecting output voltage ripple include input voltage, output current and flying capacitance. Due to the complexity of multi-gain and PFM switching, providing equations or models to approximate the magnitude of the ripple can not be easily accomplished. But one important generalization can be made: increasing (decreasing) the output capacitance will result in a proportional decrease (increase) in output voltage ripple. This can be observed in the output voltage ripple waveforms in the Typical Performance Characteristics section.

In typical high-current applications, a 10µF low-ESR ceramic output capacitor is recommended. Different output capacitance values can be used to reduce ripple, shrink the solution size, and/or cut the cost of the solution. But changing the output capacitor may also require changing the flying capacitors and/or input capacitor to maintain good overall circuit performance. Performance of the LM2770 with different capacitor setups in discussed in the section RECOMMENDED CAPACITOR CONFIGURATIONS.

High ESR in the output capacitor increases output voltage ripple. If a ceramic capacitor is used at the output, this is usually not a concern because the ESR of a ceramic capacitor is typically vey low and has only a minimal impact on ripple magnitudes. If a different capacitor type with higher ESR is used (tantalum, for example), the ESR could result in high ripple. To eliminate this effect, the net output ESR can be significantly reduced by placing a low-ESR ceramic capacitor in parallel with the primary output capacitor. The low ESR of the ceramic capacitor will be in parallel with the higher ESR, resulting in a low net ESR based on the principles of parallel resistance reduction.



Due to the PFM nature of the LM2770, output voltage ripple is highest at light loads. To eliminate this ripple, consider running the LM2770 in sleep mode when load currents are 20mA or less. Sleep mode disables the charge pump and enables the internal low-noise bypass linear regulator (LDO).

INPUT CAPACITOR AND INPUT VOLTAGE RIPPLE

The input capacitor (C_{IN}) is a reservoir of charge that aids a quick transfer of charge from the supply to the flying capacitors during the charge phase of operation. The input capacitor helps to keep the input voltage from drooping at the start of the charge phase when the flying capacitor is connected to the input. It also filters noise on the input pin, keeping this noise out of sensitive internal analog circuitry that is biased off the input line.

Much like the relationship between the output capacitance and output voltage ripple, input capacitance has a dominant and first-order effect on input ripple magnitude. Increasing (decreasing) the input capacitance will result in a proportional decrease (increase) in input voltage ripple. This can be observed in the input voltage ripple waveforms in the Typical Performance Characteristics section. Input voltage, output current, and flying capacitance also will affect input ripple levels to some degree.

In typical high-current applications, a 10µF low-ESR ceramic capacitor is recommended on the input. Different input capacitance values can be used to reduce ripple, shrink the solution size, and/or cut the cost of the solution. But changing the input capacitor may also require changing the flying capacitors and/or output capacitor to maintain good overall circuit performance. Performance of the LM2770 with different capacitor setups is discussed below in RECOMMENDED CAPACITOR CONFIGURATIONS.

FLYING CAPACITORS

The flying capacitors (C_1 and C_2) transfer charge from the input to the output. Flying capacitance can impact both output current capability and ripple magnitudes. If flying capacitance is too small, the LM2770 may not be able to regulate the output voltage when load currents are high. On the other hand, if the flying capacitance is too large, the flying capacitors might overwhelm the input and output capacitors, resulting in increased input and output ripple.

The flying capacitors should be identical. As a general guideline, the capacitance value of each flying capacitor should be 1/10th that of the output capacitor, up to a maximum of 1μ F. This is a recommendation, not a requirement. Polarized capacitors (tantalum, aluminum electrolytic, etc.) must not be used for the flying capacitors, however, as they could become reverse-biased during LM2770 operation.

RECOMMENDED CAPACITOR CONFIGURATIONS

The data in Table 1 can be used to assist in the selection of a capacitor configuration that best balances solution size and cost with the electrical requirements of the application (ripple voltages, output current capability, etc.).

As previously discussed, input and output ripple voltages and frequencies will vary considerably with output current and input voltage. The numbers provided show expected ripple voltage when $V_{IN} = 3.6V$ and load currents are between 100mA and 250mA. The table offers first look at approximate ripple levels and provides a comparison for the different capacitor configurations presented, but is not intended to ensure performance.

The columns that provide minimum input voltage recommendations illustrate the effect that smaller flying capacitors have on charge pump output current capability. Using smaller flying capacitors increases the output resistance of the charge pump. As a result, the minimunm input voltage of an application using small flying capacitance may need to be set slightly higher to prevent the output from falling out of regulation when loaded.



SNVS318E - NOVEMBER 2004 - REVISED MAY 2013

Table 1. LM2//0 Performance with Different Capacitor Configurations ⁽¹⁾										
CAPACITOR	TYPICAL	TYPICAL	Recommended Minimum V _{IN} for Different Output Currents							
CONFIGURATION	OUTPUT RIPPLE (V _{IN} = 3.6V)	INPUT RIPPLE (V _{IN} = 3.6V)	I _{OUT} = 50mA	l _{OUT} = 150mA	I _{OUT} = 250mA					
$C_{IN} = C_{OUT} = 2 \times 10 \mu F$,	25mV	35mV	3.0V	3.0V	3.1V					
C1 = C2 = 1µF										
$C_{IN} = C_{OUT} = 10 \mu F,$ $C1 = C2 = 1 \mu F$	50mV	70mV	3.0V	3.0V	3.1V					
$C_{IN} = C_{OUT} = 4.7 \mu F,$ $C1 = C2 = 0.47 \mu F$	130mV	150mV	3.0V	3.1V	3.2V					
$C_{IN} = C_{OUT} = 2.2 \mu F,$ $C1 = C2 = 0.22 \mu F$	200mV	260mV	3.0V	3.1V	3.2V					

Table 1. LM2770 Performance with Different Capacitor Configurations⁽¹⁾

(1) Refer to the text in the Recommended Capacitor Configurations section for detailed information on the data in this table

Layout Guidelines

Proper board layout will help to ensure optimal performance of the LM2770 circuit. The following guidelines are recommended:

- Place capacitors as close to the LM2770 as possible, and preferably on the same side of the board as the IC.
- Use short, wide traces to connect the external capacitors to the LM2770 to minimize trace resistance and inductance.
- Use a low resistance connection between ground and the GND pin of the LM2770. Using wide traces and/or multiple vias to connect GND to a ground plane on the board is most advantageous.



Unlabelled vias connect to an internal ground plane





SNVS318E-NOVEMBER 2004-REVISED MAY 2013

REVISION HISTORY

Cł	hanges from Revision D (May 2013) to Revision E P	age
•	Changed layout of National Data Sheet to TI format	14



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM2770SD-1215/NOPB	ACTIVE	WSON	DSC	10	1000	RoHS & Green	(6) SN	Level-1-260C-UNLIM	-30 to 105	L162B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	()	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2770SD-1215/NOPB	WSON	DSC	10	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

23-Sep-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2770SD-1215/NOPB	WSON	DSC	10	1000	210.0	185.0	35.0

MECHANICAL DATA

DSC0010A





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated