



# M0120SD-201MDB1-1

# **Vacuum Fluorescent Display Module**

**RoHS Compliant** 

Newhaven Display International, Inc.

2511 Technology Drive, Suite 101 Elgin IL, 60124 Ph: 847-844-8795 Fax: 847-844-8796

www.newhavendisplay.com nhtech@newhavendisplay.com nhsales@newhavendisplay.com

STANDARD	NEWHAVEN DISPLAY	DOCUMENT NO.	REV. NO	PAGE
NAME	INTERNATIONAL INTERNATIONAL			1/19

#### 1. SCOPE

This specification applies to VFD module

# 2. FEATURES

- $2.\,1$  Since a DC/DC converter is used, only+5Vdc power source is required to operate the module.
- 2.2 High quality display and luminance.
- $2.\,3$  ASCII and Japanese characters (CG-ROM font).

## 3. GENERAL DESCRIPTIONS

- 3.1 This specification becomes effective after being approved by the purchaser.
- 3.2 When any conflict is found in the specification, appropriate action shall be taken upon agreement of both parties.
- 3.3 The expected necessary service parts should be arranged by the customer before the completion of production.

## 4. PRODUCT SPECIFICATIONS

#### 4.1 Type

 Table\_1

 Type

 Digit Format
 5\*7 Dot Matrix

#### 4.2 Outer Dimensions, Weight (See Fig\_7 on page 5/11 for details)

Table 2

Para	ameter	Specification	Unit
Outer	Width	$150.0 \pm 1.0$	mm
Dimensions	Height	$32.0\pm1.0$	mm
	Thickness	25.5 Max	mm
We	ight	Typical 60	g



DOCUMENT

NO.

2/19

PAGE

#### 4.3 Specifications of the Display Panel

#### Table 3

Parameter		Specification	Unit
Display Size	(W*H)	92. 7*4. 9	mm
Number of Digit		20 Digits*1 Line	-
Character Size	(W*H)	3. 4*4. 9	mm
Character Pitch		4.7	mm
Dot Size		0. 4*0. 4	mm
Display Color		Blue-Green(505 nm)	_

#### 4.4 Environment Conditions

Table\_4

Parameter	Symbol	Min.	Max.	Unit
Operating Temperature	Topr	-40	+85	°C
Storage Temperature	Tstg	-50	+95	°C
Humidity (Operating)	Hopr	0	85	%
Humidity(Non-operating)	Hstg	0	90	%
Vibration (10 $\sim$ 55 Hz)			4	G
Shock			40	G

#### 4.5 Absolute Maximum Ratings

Table\_5 Parameter Symbol Min. Max. Unit Supply Voltage Vcc -0.3 5.5 Vdc Input Signal Voltage Vis -0.3 5.5 Vdc

#### 4.6 Recommend Operating Conditions

					Table_6
Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	Vdc
Signal(Logic)Input Voltage	Vis	0	_	Vcc	Vdc
Operating Temperature	Topr	-20	+25	+70	°C

#### 4.7 DC Characteristics (Ta=+25°C, Vcc=+5.0Vdc)

						Table_7
Para	neter	Symbol	Min.	Тур.	Max.	Unit
Supply Currer	nt ※)	Icc	_	200	250	mA
Logic Input	"H" Level	Vih	0.7*Vcc	-	-	Vdc
Voltage	"L" Level	Vil	-	-	0.3*Vcc	Vdc
Luminance		L	100	200	-	Ft-L
						$(cd/m^2)$

X)The surge current can be approx.3 times the specified supply current at power on .

#### Table 7









#### 5. FUNCTION DESCRIPTIONS

#### 5.1 Registers in VFD Controller

The VFD controller has two 8-bit registers, an instruction register (IR) and a data register (DR). IR stores instruction codes, such as display clear and cursor shift, and address information for DD-RAM and CG-RAM. The IR can only be written from the host MPU. DR temporarily stores data to be written into DD-RAM or CG-RAM and temporarily stores data to be read from DD-RAM or CG-RAM. Data written into the DR from the MPU is automatically written into DD-RAM or CG-RAM by an internal operation. The DR is also used for data storage when reading data from DD-RAM or CG-RAM. When address information is written into the IR, data is read and then stored into the DR from DD-RAM or CG-RAM by internal operation. Data transfer between MPU is then completed when the MPU reads the DR. After the read, data in DD-RAM or CG-RAM at the next address is sent to the DR for the next read from the MPU. By the register selector (RS) signal, these two registers can be selected (See Table-8).

STANDARD	
NAME	



#### Table-8 Register Selection

DC	M68	i8	0	Organization
RS	R/W	/RD	/WR	Operation
0	0	1	0	IR write as an internal operation (display clear, ect.)
0	1	0	1	Read busy flag (DB7) and address counter (DB0 to DB6)
1	0	1	0	DR write as an internal operation (DR to DD-RAM or CG-RAM)
1	1	0	1	DR read as an internal operation (DD-RAM or CG-RAM to DR)

#### 5.1.1 Busy Flag (BF)

When the busy flag is 1, the controller is in the internal operation mode, and the next instruction will not be accepted. When RS =0 and R/W=1 (Table-8), the busy flag is output to DB7.

The next instruction must be written after ensuring that the busy flag is 0.

#### 5.1.2 Address Counter (ACC)

The address counter (ACC) assigns addresses to both DD-RAM and CG-RAM. When an address of an instruction is written into the IR, the address information is sent from the IR to the ACC. Selection of either DD-RAM or CG-RAM is also determined concurrently by the instruction. After writing into (reading from) DD-RAM or CG-RAM, the ACC is automatically incremented by 1 (decremented by 1). The ACC contents are then output to Db0 to Db6 when RS =0 and R/W=1 (See Table-8).

#### 5.1.3 Display Data RAM (DD-RAM)

Display data RAM (DD-RAM) stores display data represented in 8-bit character codes.

The area in DD-RAM that is not used for display can be used as general data RAM.

See Table-9 for the relationships between DD-RAM addresses and positions on the VFD

Table-9 Relation between Digit Position and DD-RAM data

	Left End	2 <sup>nd</sup> Column	3 <sup>rd</sup> column	 15 <sup>th</sup> Column	Right End
1 <sup>st</sup> Row	00H	01H	02H	 0EH	13H

#### 5.1.4 Character Generator ROM (CG-ROM)

The character generator ROM (CG-ROM) generates character patterns of 5x7 dots from 8-bit character codes (table-10). It can generate 240 kinds of 5x7 dots character patterns.

The character fonts are shown on the following page. The character codes 00H to13H are allocated to the CG-RAM.

#### 5.1.5 Character Generator RAM (CG-RAM)

In the character generator RAM (CG-RAM), the user can rewrite character patterns by program. For  $5 \times 7$  dots and cursor, eight character patterns can be

written. Write into DD-RAM the character codes at the

addresses shown as the left column of Table-10 to show

the character patterns stored in CG-RAM.

See Table-11 for the relationship between CG-RAM

addresses and data and display patterns and refer to

Fig-10 for dot assignment of VFD.

Areas that are not used for display can be used as general data RAM

1	2	3	4	5
6	7	8	9	10
11	12	13	14	15
16	17	18	19	20
21	22	23	24	25
26	27	28	29	30
31	32	33	34	35

	NDA			•	NEWH		VE	N		5P	LA	Y		CUME NO.	NT	R	EV. N	10	P	AGE
Ν	VAME	3									-								8/1	9
ble	-10	Char	acter	s Fon	t Table (O	CG-l	ROM	(1)an	d C(	G-R	AM	cod	es							
	Upp	er t	oits	DB7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
				DB6	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
	~ <i>n</i> 1	h:ta		DB5	0	0	1	1	0	0	1	1	0	0	1	1	0	0	$\begin{vmatrix} 1 \\ 0 \end{vmatrix}$	1
JOW	er	bits		DB4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
DB0	DB1	DB2	DB3		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0	0	0	0	CG-RAM (1)			0	Ŵ	P	<b>%</b>	P	Ä	Æ		MORINON	Ŋ	XOX XOX XOX	œ	p
0	0	0	1	1	CG-RAM (2)		ł	4	Ŵ	Q	ä	୍ଷ	Å	쮽	a	7	Ŧ	4	ä	q
0	0	1	0	2	CG-RAM (3)		II	2	B	R	b	٣	Å	ľ.	ľ	1	IJ	x	β	8
0	0	1	1	3	CG-RAM (4)		₩	3	Ĉ	S	C	S	 3	R		ņ			E	~~ 60
0	1	0	0	4	CG-RAM (5)		\$		D		d	t	-				ŀ		μ	Ω
0	1	0	1	5	CG-RAM (6)			5		U	e	u		Ū	B B	オ	• •		C	ü
0	1	1	0	6	CG-RAM (7)		ŝ.	6		Ų	The second secon	v	ď	-	Ą	Ţ,	ю 1001	10000x 10000x 10000x	ρ	2
0	1	1	1	7	CG-RAM		900 7	7	G	Ŵ	g	Υ W	ö	Ŷ	7	**	•••• X	10000 10000 10000 10000	r g	Бал Л
1	0	0	0	8	(8) CG-RAM		(	8		X	h	w X	ø	r	, 1	ŋ	ጦ ቀ ተ	, IJ	ŗ	X
1	0	0	1	9	(1) CG-RAM	ו ג	<u>ነ</u>	v Q	T T	Ŷ	11	n y	х Ф	ı Ç	ባ ተሳ	~ ትፕ	ጥ 	ľ	√ •1	<u>м</u>
1	0	1	0	A	(2) CG-RAM	in an	、 米	w <sup>r</sup>	L T	E 10000g		1000		r	w"	ہ۔ پست	/ .\	x		
					(3) CG-RAM	С. Ж		NA NA	い い	r r	J L	Z	U 	4			ГÌ ┣-		J X	-
1	0	1	1	B	(4) CG-RAM	F	n dan	7	K	և Նմ	ĸ	{		<u>ረ</u> ••••		<b>サ</b>	Room			F
1	1	0	0	С	(5)	**	7	<	boox L J	*		L.	<u>م</u>		Ħ	5	7	ņ	¢	P
1	1	0	1	D	CG-RAM (6)	þ	100001		М		M	}	¥	ų.	lune Maria	7	<u>ላ</u> ነ			X XHOOON X
1	1	1	0	E	CG-RAM (7)	4	×	þ	М	٨	'n	<b>+</b>	Ŵ	Ť	nod nod nod			**	n	
1	1	1	1	F	CG-RAM (8)	<b>.</b>	1	?	Ũ	MODOR	۵	÷	S	$\mathbf{\downarrow}$	IJ	ι. "·	***** **	۵	Ö	

PAGE	. NO	REV	T	UMEN' 10.		1	LA'	P	IS	D	EN	V	HA	W	NE	7					TAN	S
9/19								AL	UN		A	RI	IE	IN			•			AME	Ν	
ot Characte	5*7 D	ND 5	<i>A</i> ) A	RAN	(DD-	odes	er Co	ract	Cha	ess,	addr	AM	3-R/	n CC	wee	bet	ship		Rela -RA			
			erns	er Patt	aracte	Cł			5	RESS	ADD	AM /	G-R	0			des	er Co	racte	Cha		
			ata)	AM da	CG-R/	((											ATA)	A DA	RAN	(DD		
	D	D	D	D	D	D	D	D	Α	А	А	А	А	A	D	D	D	D	D	D	D	D
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	0	1	2	3	4	5	6	7
	5	4	3	2	1	×	×	$\times$	0	0	0											
Character	10	9	8	7	6	$\times$	×	$\times$	1	0	0											
Pattern(0)	15	14	13	12	11	×	×	$\times$	0	1	0											
1	20	19	18	17	16	×	×	$\times$	1	1	0	0	0	0	0	0	0	$\times$	0	0	0	0
	25	24	23	22	21	×	×	×	0	0	1											
	30	29	28	27	26	×	×	×	1	0	1											
	35	34	33	32	31	×	×	×	0	1	1											
	5	4	3	2	1	×	×	$\times$	0	0	0											
	10	9	8	7	6	×	×	×	1	0	0											
Character	15	14	13	12	11	×	×	×	0	1	0											
Pattern (1	20	19	18	17	16	×	×	×	1	1	0	1	0	0	1	0	0	$\times$	0	0	0	0
	25	24	23	22	21	×	×	×	0	0	1											
	30	29	28	27	26	×	×	×	1	0	1											
	35	34	33	32	31	×	×	$\times$	0	1	1											
	5	4	3	2	1	$\times$	×	$\times$	0	0	0											
	10	9	8	7	6	×	×	Х	1	0	0											
Classic																						
Character												1	1	1	1	1	1	$\times$	0	0	0	0
Pattern(7)																						

Notes: 1. Character code bits 0 to2 correspond to CG-RAM address bits 3 to 5 (3 bits 8 types).

2. CG-RAM address bits 0 to 2 designate the character the pattern line position. The 8<sup>th</sup> line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8<sup>th</sup> line If bit 40f the 8<sup>th</sup> line data is 1.1 bit will light up the cursor regardless of the cursor presence

- 3. Character pattern row positions correspond to CG-RAM data bits 0 to 4 (bit 4 being at the left )
- 4. As show Table-11 CG-RAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the display example above can be selected by either character code 00H or 08H
- 5. 1 for CG-ram data corresponds display selection and 0 to non-selection."  $\times$  " Indicates non-effect.

# 5.2 Interfacing to the MPU

This VFD module can interface in either two 4-bit operations or one 8-bit operation, thus allowing interfacing with 4-bit or 8-bit MPUs.

\* For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. When to use 4-bit parallel data transfer, DB0 to DB3 keep "H" or "L". The data transfer between the VFD module and the MPU is completed after the 4-bit data has been transferred before the four low order bits (for 8-bit operation. DB0 to DB3).

The busy flag (BF) are performed before transferring the higher 4 bits. BF checks are not required before transferring the lower 4 bits.



Fig 4-biti transfer Example (M68)

%For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.

## 5.3 Reset Function

5.3.1 Power-on reset

An internal reset circuit automatically initializes the module when the power is turn on. The following instructions are executed during the initialization.

- Display clear
   Fill the DD-RAM with 20H (Space Code)
- 2) Set the address counter to 00H

Set the address counter (ACC) to point DD-RAM.

STANDARD	SEWHAVEN DISPLAY	DOCUMENT NO.	REV. NO	PAGE
STANDARD NAME	INTERNATIONAL			11/19
3) Dis	splay on/off control:			
[	D=0; Display off			
E	3=0; Blinking off			
(	C=0; Cursor off			
4) En	try mode set:			
l	_/D=1; Increment by 1			
<u>c</u>	5=0; No shift			
5) Fu	nction set			
I	F=1; 8-bit interface data			
E	3R0=BR1=0; Brightness=100%			
1	N=1; 2-line display			
6) CP	U interface type			
١	When J7=Open; M68 type (Factory Setting)			
١	When J7=Short; i80 type			
5.3.2 E	xternal reset			

In order to use this function, a user must connect the soldering pad "J2". When the soldering pad "J2" is open-circuited, this function isnot valid and when it is short-circuited, the third hole (pin #3) is used for external reset input. If low level signal longer than 500ns is input into the hole, reset function being same as power on reset is executed.

STANDARD NAME

#### 6. INSTRUCTIONS

#### 6.1 Outline

Only the instruction register (IR) and data register (DR) of the VFD controller can be controlled by the user's MPU. Before starting the internal operation of the controller, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the controller is determined by signals sent from the MPU. These signals, which include register selection signal (RS), read/write signal (R/W), and the data bus (DB0 to DB7), make up the controller instructions (See Table-13). There are four categories of instructions that:

- designate controller functions, such as display format, data length, ect.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Perform miscellaneous functions

Normally instructions that perform data transfer with interval RAM are used the most.

However, auto-increment by 1 (or auto-decrement by 1) of internal RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed. Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note: Be sure the controller is not in the busy state (BF=0) before sending an instruction from the MPU to the nodule. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Table-13 for the list of each instruction execution time. STANDARD NAME



NEWHAVEN DISPLAY

DOCUMENT NO.

REV. NO PAGE

KEV. NU	PAGE
	13/19

Instruction	CODE Description										
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description
Display clear	0	0	0	0	0	0	0	0	0	1	Clear all display an sets DD-ram addres 0 in address counter
Cursor Home	0	0	0	0	0	0	0		1	×	Sets DDRAM address 0 in ACC Also returns the display being shifted to the original position DD RAM content remain unchanged
Entry Mode set	0	0	0	0	0	0	0	1	I/D	S	Sets the curso direction an specifies displa shift. Thes operations are durin WR/RD data
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Sets all displa ON/OFF(D),cursor ON/OFF(C),cursor blink of character position(B)
Cursor or display Shift	0	0	0	0	0	1	S/C	R/L	×	×	Shifts display c cursor, keepin DD-RAM contents.
Function set	0	0	0	0	1	IF	N	×	BR1	BR0	Sets data length (IF number of displa lines (N), So brightness leve (BR1, BR0)
CGRAM address Setting	0	0	0	1			A	CG			Sets the CG-RAM address.
DDRAM Address setting	0	0	1				ADD				Sets the DD-RAM address.
Busy flag & address setting	0	1	BF	ACC Read				Read busy flag (BF and address counte (ACC).			

Data write to CG or DDRAM	1	0	Data writing	Writes data into CG-RAM or DD-RAM		
Data Read from CG or DDRAM	1	1	Data reading	Read data from CG-RAM or DD-RAM		
	I/D=1	: Incr	ement	[Abbreviation]		
	I/D=0	): Deci	rement	DD-RAM: Display Data RAM		
	S=1:	Displa	y shift enabled	CG-RAM: Character Generater		
	S=0:	Curso	r shift enabled	RAM		
	S/C=	1: Disj	play shift	ACG: CG-RAM Address		
	S/C=	0: Cur	sor move	ADD: DD-RAM Address		
	R/L=	1: Shi	ft to the right	ACC: Address Counter		
	R/L=	0: Shi	ft to the left			
	IF=1:	8bits				
<b>*</b> NOTE	IF=0:	4bits				
	N=1:	2 Line	es display			
	N=0:	1 Line	s display			
	BR1,	BR0=	00: 100%			
			01: 75%			
			10: 50%			
			11: 25%			
	BF=1	:Busy	(Internally operating).			
	BF=0	Not b:	ousy (Instruction acceptable)			
	.: Do	on't c	care			

#### 6.2 Instruction Description

6.2.1 Display Clear

DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

	0	0	0	0	0	0	0	1
•								

RS=0, R/W=0

This instructions

(1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character).

(2) Clears the contents of the address counter (ACC) to 00H.

(3)Sets the display for zero character shift (returns original position).

(4) Sets the address counter(ACC) to point to the DD-RAM.

(5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line).

(6)Sets the address counter (ACC) to increment on the each access of DD-RAM or CG-RAM.

STANDARD	)	N E	WHAV	EN I	DISF	PLAY		CUMENT N	10.	REV. NO	PA
NAME		<u> </u>	INTERI	NATI	ONA	L					15/
6.2.2 Cur	sor Ho	ome					I		I		
	DB7	DB6 DB5	DB4 DB3	DB2 E	DB1 DI	30					
	0	0 0	0 0	0	$1 \rightarrow$	<					
		S=0, R/W=0					02H to	03H ×	• Don	't care	
This inst		-					021110	0.511 /	. Don	t cure	
		contents of th	e address co	unter (A	ACC) to	00H.					
. ,		dress counter		,	,						
. ,		play for zero	· / 1				sition).				
		r is displayed						e (upper	line).		
6.2.3 Entr			.,						- ) -		
	•	DB6 DB5	DB4 DB3	DB2	DB1	DB0					
	0	0 0	0 0	1	I/D	S					
			0 0	1	I/D	0					
	RS	5=0, R/W=0					(	04H to 07	7H		
I/D=1: T I/D=0: T	he add he add	AM or CG-F ress counter ( ress counter (	RAM. (ACC) is inc (ACC) is dec	rement	ed. ed.						
I/D=1: T I/D=0: T The S bin S=1: S=0: The direct For exar DD-RAN maintain The curs of the va	he add he add t enable Displa Cursor ction ir nple, if M. How its pos or will lue of S	ress counter ( ress counter ( e display shif y shift enable which the d f S=0 and I// vever if S=1 a sition on pane already be sh S. Similarly r	RAM. (ACC) is inc (ACC) is dec (A, instead of ed. d. isplay is shif D=1, the cur and I/D=1, the el. nifted in the or reading and v	remente cursor s ted is o rsor wo ne displ directio vriting t	ed. ed. shift, a: pposite ould shi ay wou n select	in sens ft one ld shift ced by I	h write or e to that o character one chara /D during	f the curs to the rig cter to th reads of	sor. ght afte e left a the DD	er a MPU nd the curs	or wo
I/D=1: T I/D=0: T The S bit S=1: S=0: The direct For exan DD-RAM maintain The curs of the van Also bot	he add he add t enable Displa Cursor ction ir nple, if M. How its pos or will lue of S h lines	ress counter ( ress counter ( e display shif y shift enabled shift enabled which the d f S=0 and I/ vever if S=1 a sition on pane already be sh S. Similarly r are shifted si	RAM. (ACC) is inc (ACC) is dec (ACC) is dec t, instead of ed. d. isplay is shif D=1, the cur and I/D=1, the el. nifted in the of reading and v imultaneously	remente cursor s ted is o rsor wo ne displ directio vriting t y.	ed. ed. shift , a: pposite buld shi ay wou n select the CG-	in sens ft one ld shift red by I RAM a	h write or e to that o character one chara /D during ılways shi	f the curs to the rig cter to th reads of	sor. ght afte e left a the DD	er a MPU nd the curs	or wo
I/D=1: T I/D=0: T The S bin S=1: S=0: The direct For exan DD-RAM maintain The curs of the va Also both Table-	he add he add t enable Displa Cursor ction ir nple, if M. How its pos or will lue of S h lines	ress counter ( ress counter ( e display shif y shift enabled which the d f S=0 and I/1 vever if S=1 a sition on pane already be sh S. Similarly r are shifted si rsor move and	RAM. (ACC) is inc (ACC) is dec (ACC) is dec ed. d. isplay is shif D=1, the cur and I/D=1, the el. nifted in the eading and v imultaneously d Display shif	remente cursor s ted is o rsor wo ne displ directio vriting t y. ift by th	ed. ed. shift, a: pposite buld shi ay wou n select the CG- e "Entr	in sens ft one ld shift red by I RAM a	h write or e to that o character one chara /D during ilways shi	f the curs to the rig cter to th reads of ft the cur	sor. ght afte e left a the DE sor.	er a MPU nd the curs D-RAM, irro	or wo
I/D=1: T I/D=0: T The S bit S=1: S=0: The direct For exan DD-RAM maintain The curs of the van Also bot	he add he add t enable Displa Cursor ction ir nple, if M. How its pos or will lue of S h lines	ress counter ( ress counter ( e display shif y shift enabled which the d f S=0 and I/1 vever if S=1 a sition on pane already be sh S. Similarly r are shifted si rsor move and	RAM. (ACC) is inc (ACC) is dec (ACC) is dec t, instead of ed. d. isplay is shif D=1, the cur and I/D=1, the el. nifted in the of reading and v imultaneously	remente cursor s ted is o rsor wo ne displ directio vriting t y. ift by th	ed. ed. shift, a: pposite buld shi ay wou n select the CG- e "Entr	in sens ft one ld shift red by I RAM a	h write or e to that o character one chara /D during ilways shi	f the curs to the rig cter to th reads of ft the cur	sor. ght afte e left a the DE sor.	er a MPU nd the curs	or wo
I/D=1: T I/D=0: T The S bin S=1: S=0: The direct For exan DD-RAM maintain The curs of the va Also both Table-	he add he add t enable Displa Cursor ction ir nple, if M. How its pos or will lue of S h lines	ress counter ( ress counter ( e display shif y shift enabled shift enabled which the d f S=0 and I// vever if S=1 a sition on pane already be sl S. Similarly r are shifted si rsor move and Af	RAM. (ACC) is inc (ACC) is dec (ACC) is dec ed. d. isplay is shif D=1, the cur and I/D=1, the el. nifted in the eading and v imultaneously d Display shif	remente cursor s ted is o rsor wo ne displ directio vriting t y. ft by th pD-RAM	ed. ed. shift, a: pposite ould shi ay wou n select the CG- e "Entr M data	in sens ft one ld shift red by I RAM a y Mode	h write or e to that o character one chara /D during ilways shi	f the curs to the rig cter to th reads of ft the cur r reading or moves	sor. ght afte e left a the DD sor. DD-R	er a MPU nd the curs D-RAM, irro AM data	or wo
I/D=1: T I/D=0: T The S bit S=1: S=0: The direct For exar DD-RAN maintain The curs of the va Also bot Table- I/D	he add he add t enable Displa Cursor ction ir nple, if M. How its pos or will lue of S h lines 14 Cur S	ress counter ( ress counter ( e display shif y shift enabled shift enabled which the d f S=0 and I// vever if S=1 a sition on pane already be sl S. Similarly r are shifted si rsor move and Af The curso left.	RAM. (ACC) is inc (ACC) is dec (ACC) is shift (ACC) is dec (ACC) is shift (ACC) is shift (ACC) is dec (ACC)	remente cursor s red is o rsor wo ne displ directio vriting t y. ift by th D-RAM ne char	ed. ed. shift, a: pposite ould shi ay wou n select the CG- <u>e "Entr</u> <u>M data</u> racter t	in sens ft one ld shift red by I RAM a y Mode	h write or e to that o character one chara /D during ilways shi e Set" Afte The curso to the lef	f the curs to the rig cter to th reads of ft the cur r reading or moves t. or move	sor. ght afte e left a the DD sor. DD-R. one ch	er a MPU nd the curs D-RAM, irro AM data	or wo
I/D=1: T I/D=0: T The S bin S=1: S=0: The direct For exar DD-RAN maintain The curs of the va Also bot Table- I/D 0	he add he add t enable Displa Cursor ction ir nple, if M. How its pos or will lue of S h lines 14 Cur S 0	ress counter ( ress counter ( e display shif y shift enabled which the d f S=0 and I// vever if S=1 a sition on pane already be sl S. Similarly r are shifted si rsor move and Af The curse left. The curse right. The disp	RAM. (ACC) is inc (ACC) is dec (ACC) is shift (D=1, the cut and I/D=1, the cut and I/D=1, the cut (ACC) is dec (ACC) is de	remente cursor s ted is o rsor wo ne displ directio vriting t y. ft by th D-RAM ne char ne char	ed. ed. shift, a: pposite ould shi ay wou n select the CG- e "Entr A data racter t racter t	in sens ft one ld shift red by I RAM a y Mode o the o the	h write or e to that o character one chara /D during ilways shi e Set" Afte The curse to the lef The curse the right.	f the curs to the rig cter to th reads of ft the cur r reading or moves t. or move	sor. ght afte e left a the DD sor. DD-R one ch es one	er a MPU nd the curs D-RAM, irro AM data haracter	or wo espect

	D		NE	WH	AVE	N D	ISP	LAY	DOCUMENT NO.	REV. NO	PAGI
NAME			1	NT	ERN	ΑΤΙ	ONA	L			16/1
6.2.4 Dis	play O	N/OFF	<u>.</u>							1	
	DB7 I	DB6 D	DB5	DB4	DB3	DB2	DB1	DB0			
	0	0	0	0	1	D	С	В			
	RS	=0, R/V	N=0		]]	I			08H to 0FH		
									×: Don't care		
This instru	ction cc	ontrols v	variou	ıs featı	ures of	the disp	olay.				
D=1:	: Display	y on ,		D=0:	Displa	y off.					
C=1:	Cursor	on		C=0:	Cursor	off.					
	Blinkin	-			blinkin	-					
		-		-					lisplay of a character.		
The curso			-	-	about	1.0 Hz	and D	UTY 509	%)		
6.2.5 Cu						554	554	550			
	DB7	DB6 I	DB2	DB4	DB3	DB2	DB1	DB0			
	0	0	0	1	S/C	R/L	0	0			
	RS	=0, R/V	N=0						10H to 1FH		
									$\times$ : Don't care		
This ins	truction	shifts t	the di	splay a	and/or 1	moves	the cur	rsor on c	haracter to the left or ri	ght, without	readii
or writii	-										
						or or mo	ovemer	nt of bot	n the cursor and the disp	lay.	
S/C=1:				l displa	ıy						
S/C=0:			-								
The R/L				-	nt ward	mover	nent of	the disp	blay and/or cursor.		
				0							
R/L=1:	Shift on	e chara	cter le	en							
R/L=1: R/L=0:											
R/L=0:		·/Dienla	wshi	A							
		r/Displa	ıy shi	ft							
R/L=0:			ay shi						Display shift		
R/L=0: Table-1:	5 Cursor	Curs	sor sh	ift	cter to 1	the left			Display shift No shift		
R/L=0: Table-1: S/C	5 Curson	Curs	sor sh ve one	ift chara	cter to t						
R/L=0: Table-1: S/C 0	5 Cursor R/L 0	Curs Mov Mov	sor sh ve one ve one	ift e chara e chara		the righ	nt	splay	No shift	o the left	

STANDARD		•					חוקו		DOCUMENT NO.	REV. NO	PAGE
NAME		<u> </u>		INT	ERN	AT	ONA	L			17/1
6.2.6.Fu	nction	Set							1		
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
	0	0	1	IF	Ν	×	BR1	BR2			
	R		/W=0			1		]	20H to 3FH		
		ŕ							×: Don't care		
This inst	ructio	n sets	width	of data	a bus li	ne.(wh	en to u	se parall	el interface. IM=1). Tl	ne number of	f displa
line and	bright	ness co	ontrol.								
This inst	ructio	n initia	lizes t	he syst	em, and	d must	be the f	ïrst instr	ruction executed after p	ower-on.	
The IF b	it sele	cts bet	ween a	ın 8-bit	t or 4-b	it bus v	vidth in	terface.			
					ng DB'						
					ng DB'						
The N bi						-	-				
			-	•	-		•	to A80)			
			-	•	-		•		A41 to A80 fixed Low	<i>.</i>	
BR1, BR	0 flag	; is con		-			o modu	-	e width of Anode outpu	it as follows.	
			BR 0	1	BR0 0	)		Brightr 100			
			0		1			75			
			1		0			50			
			1		1			25			
6.2.7 S	et CC	i-RAN	лAda	iress	-			20	, ,		
0.2.7 5		7 DB6			DB3	DB2	DB1	DB0			
	0	1			AC	G					
	K	S=0, R	/w=0						40H to 7FH ×: Don't care		
This instru	lation								X: Don t care		
(1) Load		60bit	addres	s into t	the add	ress coi	unter (A				
(1) Load (2) Sets t								ŕ			
. ,									nts of the address cou	inter (ACC)	will b
									nined by the "Entry Mo		
	•			•					essing CG-RAM, is 6-b		
wrap arou	ind to	00H fr	om 3F	H if m	ore that	n 64 by	tes of c	lata are v	written to CG-RAM		
6.2.8 Se	et DD	-RAM	1 Add	ress							
	DB7	7 DB6	DB5	DB4	DB3	DB2	DB1	DB0			
	1				ADI	)					
	R	⊥ S=0, R	/W=0						80H to A7H (1	-Line)	
		, n							C0H to E7h (2	<i>.</i>	
									X: Don't care	<i>.</i>	
									N. Don t cure		

This instruction

(1) Loads a new 7-bit address into the address counter (ACC).

(2) Sets the address counter (ACC) to point to the DD-RAM.

Once the "Set DD-RAM Address" instruction has been executed, the contents of the address counter (ACC) will be automatically modified after each access of DD-RAM, as selected by the "Entry Mode Set" instruction.

Table-16 Valid DD-RAM address Ranges

	Number of Character	Address Range
1 <sup>st</sup> line	10	00H to 13H

6.2.9 Read Busy Flag and Address

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
BF				ACC	2		

RS=0, R/W=1

Read busy flag and address reads the flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress.

BF=1: busy state

BF=0: ready for next instruction, command receivable.

The next instruction will not be accepted until BF is reset to 0.Check the BF status before the next write operation. At the same time, the value of the address counter (ACC) in binary AAAAAAA is read out. This address counter (ACC) is used by both CG-RAM and DD-RAM address and its value is determined by the previous instruction. The address counter are the same as for instructions set CG-RAM address and set DD-RAM address.

 $6.\,2.\,10$  Write Data to CG or DD-RAM

DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

	Data Read	
DAV		

RS=1, R/W=0

This instruction writes 8-bit binary data (DB7 to DB0) from CG-RAM or DD-RAM.

The previous designation determines whether CG-RAM or DD-RAM is to be read.

Before entering this read instruction, either CG-RAM or DD-RAM address set instruction must be executed. If not executed, the first read data will be invalid. When serially executing read instructions, the next address data is normally read from the second read. The address set instructions need not be executed just before this read instruction when shifting the cursor shift instruction (when reading out DD-RAM).

The operation of the cursor shift instruction is the same as the set DD-RAM address instruction.

After a read, the entry mode automatically increases or decreases the address by 1.

STANDARD
NAME

Note: The address counter (ACC) is automatically incremented or decremented by 1 after the write instructions to CG-RAM or DD-RAM are executed. The RAM data selected by the ACC cannot be read out at this time even if read instructions are executed. Therefore, to correctly read data, execute either the address set instruction or cursor shift instruction (only with DD-RAM), then just before reading the desired data, execute the read instruction from the second time the read instruction is sent.

## 7.0 OPERATING RECOMMENDATIONS

- 7.1 Avoid applying excessive shock or vibration beyond the specification for the VFD module.
- 7.2 Since VFDs are made of glass material, careful handling is required.i.e. Direct impact with hard material to the glass surface (especially exhaust tip) may crack the glass.
- 7.3 When mounting the VFD module to your system, leave a slight gap between the VFD glass and your front panel. The module should be mounted without stress to avoid flexing of the PCB.
- 7.4 Avoid plugging or unplugging the interface connection with the power on, otherwise it may cause the severe damage to input circuitry.
- 7.5 Slow starting power supply may cause non-operation because one chip Mico won't be reset.
- 7.6 Exceeding any of maximum ratings may cause the permanent damage.
- 7.7 Since the VFD modules contain high voltage source, careful handing is required during powered on.
- 7.8 When the power is turned off, the capacitor dose not discharge immediately.

The high voltage applied to the VFD must not contact to the ICs. And the short-circuit

of mounted components on PCB within 30 times the specified current consumption when the power is turned on.

- 7.9 The power supply must be capable of providing at least 3 times the rated current, because the surge current can be more than 3 times the specified current consumption when the power is turned on.
- 7.10 Avoid using the module where excessive noise interference is expected. Noise may affects the Interface signal and causes improper operation. And it is important to keep the length of the interface cable less than 50cm.
- 7.11 Since all VFD modules contain C-MOS ICs, anti-static handing procedures are always required.
- NOTE: Newhaven Display reserves the right to change or modify this spec and or design without notice in order to improve the design or ensure the quality of this product.