1ED332xMC12N (1ED-F3)



EiceDRIVER[™] 1ED332xMC12N Enhanced (1ED-F3)

Datasheet

Single-channel 5.7 kV (rms) isolated gate driver IC with DESAT and soft-off

Features

- Single channel galvanically isolated coreless transformer (CT) gate driver
- Integrated protection features, such as short-circuit protection (DESAT), softoff, active Miller Clamp and active shutdown
- For use with 600 V/650 V/1200 V/1700 V/2300 V IGBTs, Si and SiC MOSFETs
- Up to +6 A / -8.5 A typical peak output current
- 40 V absolute maximum output supply voltage VCC2
- High common-mode transient immunity CMTI > 300 kV/µs
- 85 ns short propagation delay (typ.)
- Tight IC-to-IC propagation delay matching (15 ns max.)
- 3.3 V and 5 V input supply voltage VCC1
- Suitable for operation at high ambient temperature and in fast switching applications
- DSO-16 wide body package with 8 mm creepage
- Safety certification:
 - UL 1577 with $V_{\rm ISO,test}$ = 6840 V (rms) for 1 s, $V_{\rm ISO}$ = 5700 V (rms) for 60 s
 - Reinforced insulation according to VDE 0884-11 with V_{IORM} = 1767 V (peak, reinforced) (pending)

Potential applications

- Industrial motor drives compact, standard, premium, servo drives
- Solar inverters, e.g., for 1500 V (DC) systems
- UPS systems
- High voltage DC-DC converter and DC-AC inverter
- Welding
- Commercial and agricultural vehicles (CAV)
- Commercial air-conditioning (CAC)
- High-voltage isolated DC-DC converters
- Isolated switch mode power supplies (SMPS)

Product validation

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.





Device information

Product name/ marking	Gate drive current (typ.)	Outputs	UVLO (typ.)	Fault switch off
1ED3320MC12N	+3.3 A / -6 A	OUTH/OUTL	12 V	Soft-off
1ED3321MC12N	+6 A / -8.5 A	OUTH/OUTL	12 V	Soft-off
1ED3322MC12N	+6 A / -8.5 A	OUTH/OUTL	13.6 V	Hard-off
1ED3323MC12N	+6 A / -8.5 A	OUT	12 V	Hard-off

Device information

Description

The 1ED332xMC12N (1ED-F3) is a EiceDRIVER[™] Enhanced single channel galvanically isolated gate driver family with integrated protection features such as short circuit protection, active Miller Clamp and active shutdown for IGBT, MOSFET and SiC MOSFET in a DSO-16 wide body package. The products provide a typical output current up to +6 A / -8.5 A.

All logic pins are 3.3 V and 5 V CMOS-compatible and can be directly connected to a microcontroller. Data transfer across the galvanic isolation is realized by the integrated Coreless Transformer (CT) technology.



Description





Typical application 1ED332xMC12N



Table of contents

Table of contents

	Table of contents
1	Block diagram
2	Related products
3	Pin configuration and functionality8
3.1	Pin configuration
3.2	Pin functionality
4	Functional description
4.1	Introduction
4.2	Supply
4.3	Internal protection features
4.3.1	Undervoltage lockout (UVLO)
4.3.2	READY status output <i>RDY</i>
4.3.3	Watchdog timer
4.3.4	Active shutdown
4.4	Non-inverting and inverting inputs14
4.5	Driver output
4.6	External protection features
4.6.1	Short-circuit protection (DESAT) 15
4.6.2	Active miller clamp
4.6.3	Short-circuit clamping
4.7	RESET
5	Electrical parameters
5.1	Absolute maximum ratings
5.2	Thermal parameter
5.3	Operating parameters
5.4	Electrical characteristics
5.4.1	Power supply
5.4.2	Logic input and output
5.4.3	Gate driver
5.4.4	Active miller clamp
5.4.5	Dynamic characteristics
5.4.6	Desaturation protection
5.4.7	Active shutdown
6	Insulation characteristics
6.1	Safety limiting values
6.2	Reinforced insulation according to VDE 0884-11 (pending)
6.3	UL 1577 certification characteristics



Table of contents

7	Package outline
8	Application notes
8.1	Reference layout for thermal data 30
8.2	Printed circuit board guidelines 30
9	Revision history
	Disclaimer



1 Block diagram

1 Block







Block Diagram 1ED3323MC12N





Block diagram 1ED3320MC12N, 1ED3321MC12N and 1ED3322MC12N



2 Related products

2 Related products

Note:

Please consider the gate driver IC power dissipation and insulation requirements for the selected power switch and operating condition.

Product group	Product name	Description			
TRENCHSTOP [™]	IKQ75N120CS6	High Speed 1200 V, 75 A IGBT with anti-parallel diode in TO247-3			
IGBT Discrete	IKW15N120BH6	High Speed 1200 V, 15 A IGBT with anti-parallel diode in TO247			
	IHW40N120R5	Reverse conducting 1200 V, 40 A IH IGBT with integrated diode in TO247			
CoolSiC [™] SiC	IMBF170R650M1	1700 V, 650 m Ω SiC MOSFET in TO263-7 package			
MOSFET Discrete	IMBG120R045M1H	1200 V, 45 m Ω SiC MOSFET in TO263-7 package			
	IMZ120R350M1H	1200 V, 350 m Ω SiC MOSFET in TO247-4 package			
CoolSiC [™] SiC	FS45MR12W1M1_B11	EasyPACK [™] 1B 1200 V / 45 mΩ sixpack module			
MOSFET Module	FF23MR12W1M1_B11	EasyDUAL [™] 1B 1200 V, 23 mΩ half-bridge module			
	FF6MR12W2M1_B11	EasyDUAL [™] 2B 1200 V, 6 mΩ half-bridge module			
	F3L11MR12W2M1_B74	EasyPACK [™] 2B 1200 V, 11 mΩ 3-Level module in Advanced NPG (ANPC) topology			
	F4-23MR12W1M1_B11	EasyPACK [™] 1B 1200 V, 23 mΩ fourpack module			
TRENCHSTOP [™]	F4-100R17N3E4	EconoPACK [™] 3 1700 V, 100 A fourpack IGBT module			
IGBT Modules	F4-200R17N3E4	EconoPACK [™] 3 1700 V, 200 A fourpack IGBT module			
	FS150R17N3E4	EconoPACK [™] 3 1700 V, 150 A sixpack IGBT module			
	FF650R17IE4	PrimePACK [™] 3 1700 V, 650 A half-bridge dual IGBT module			
	FF1000R17IE4	PrimePACK [™] 3 1700 V, 1000 A half-bridge dual IGBT module			
	FF1200R17IP5	PrimePACK [™] 3+ 1700 V, 1200 A dual IGBT module			
	FF1500R17IP5	PrimePACK [™] 3+ 1700 V, 1500 A dual IGBT module			
	FF1500R17IP5R	PrimePACK [™] 3 1700 V, 1500 A dual IGBT module			
	FF1800R17IP5	PrimePACK [™] 3+ 1700 V, 1800 A dual IGBT module			
	FP10R12W1T7_B11	EasyPIM [™] 1B 1200 V, 10 A three phase input rectifier PIM IGBT module			
	FS100R12W2T7_B11	EasyPACK [™] 2B 1200 V, 100 A sixpack IGBT module			
	FP150R12KT4_B11	EconoPIM [™] 3 1200V three-phase PIM IGBT module			
	FS200R12KT4R_B11	EconoPACK [™] 3 1200 V, 200 A sixpack IGBT module			

Table 1Evaluation boards

Part number	Description
EVAL-1ED3321MC12N	Half-bridge evaluation board for 1ED3321MC12N



3 Pin configuration and functionality

3.1 Pin configuration

Table 2 Pin configuration common output 1ED3323MC12N

Pin No.	Name	Function
1	VEE2	Negative power supply output side
2	DESAT	Short circuit protection (Desaturation)
3	GND2	Signal ground output side
4	NC	Not connected
5	VCC2	Positive power supply output side
6	OUT	Driver charge / discharge output
7	CLAMP	Miller clamp
8	VEE2	Negative power supply output side
9	GND1	Ground input side
10	IN+	Non-inverting driver input
11	IN-	Inverting driver input
12	RDY	Ready output
13	/FLT	Fault output, low active
14	/RST	Reset input, low active
15	VCC1	Positive power supply input side
16	GND1	Ground input side

]	0 1 VEE2	GND1	16
[2 DESAT	VCC1	15
[3 GND2	/RST	14
[4 NC	/FLT	13
[5 VCC2	RDY	12
[6 <i>OUT</i>	IN-	11
[7 CLAMP	IN+	10
[8 VEE2	GND1	9

Figure 4

DSO-16 wide body (top view), 1ED3323MC12N

Table 3Pin configuration separate outputs, 1ED3320MC12N, 1ED3321MC12N and
1ED3322MC12N

Pin No.	Name	Function
1	VEE2	Negative power supply output side
(table c	ontinues)	



Table 3(continued) Pin configuration separate outputs, 1ED3320MC12N, 1ED3321MC12N and
1ED3322MC12N

Pin No.	Name	Function
2	DESAT	Short circuit protection (Desaturation)
3	GND2	Signal ground output side
4	OUTH	Driver charge output
5	VCC2	Positive power supply output side
6	OUTL	Driver discharge output
7	CLAMP	Miller clamp
8	VEE2	Negative power supply output side
9	GND1	Ground input side
10	IN+	Non-inverting driver input
11	IN-	Inverting driver input
12	RDY	Ready output
13	/FLT	Fault output, low active
14	/RST	Reset input, low active
15	VCC1	Positive power supply input side
16	GND1	Ground input side

П	0		7
1	O VEE2	GND1	16
2	DESAT	VCC1	15
3	GND2	/RST	14
4	OUTH	/FLT	13
5	VCC2	RDY	12
6	OUTL	IN-	11
7	CLAMP	IN+	10
8	VEE2	GND1	9

Figure 5

DSO-16 wide body (top view), 1ED3320MC12N, 1ED3321MC12N and 1ED3322MC12N

3.2 Pin functionality

GND1

Ground connection of the input side.

IN+ non-inverting driver input

IN+ control signal for the driver output if *IN*- is set to low. The power transistor is on if *IN*+ = high and *IN*- = low. A minimum pulse width is defined to make the IC robust against glitches at *IN*+. An internal pull-down resistor ensuring the output is low.

IN- inverting driver input

IN- control signal for driver output if *IN*+ is set to high. The power transistor is on if *IN*- = low and *IN*+ = high. A minimum pulse width is defined to make the IC robust against glitches at *IN*-. An internal pull-up resistor ensuring the output is low.

/RST reset input

Function 1: Enable/shutdown of the input chip. The power transistor is off if /*RST* = low. A minimum pulse width is defined to make the IC robust against glitches at /*RST*.

Function 2: Resets the DESAT-FAULT-state of the chip if */RST* is low for a time t_{RST} . An internal pull-up resistor is used to ensure */FLT* status output.

/FLT fault output

Open-drain output to report a desaturation fault of the power transistor, */FLT* is low if desaturation occurs.

RDY ready status

Open-drain output to report the correct operation of the device.*RDY* = high if both chips are above the UVLO level and the internal chip transmission is faultless.

VCC1

5 V or 3.3 V power supply of the input chip.

VEE2

Negative power supply pins of the output chip. If no negative supply voltage is available, all *VEE2* pins have to be connected to *GND2*.

DESAT desaturation detection input

Monitoring of the IGBT saturation voltage (V_{CE}) to detect desaturation caused by short circuits. If output *OUT* or *OUTH* is high, V_{CE} is above a defined value and a certain blanking time has expired, the desaturation protection is activated and the IGBT is switched off. The blanking time is adjustable by an external capacitor.

CLAMP Miller clamp

Ties the gate voltage to VEE2 after the power transistor has been switched off. During turn-off, the gate voltage is monitored and the clamp output is activated when the gate voltage goes below V_{CLAMP} (related to VEE2). The clamp is designed for a Miller current up to 2 A.

GND2 reference ground

Reference ground of the output chip.

OUTH driver output for 1ED3320MC12N, 1ED3321MC12N and 1ED3322MC12N

Output pin to charge the power transistor gate. The voltage is switched to VCC2. In normal operating mode OUTH is controlled by IN+, IN- and /RST. During error mode (UVLO, internal error or DESAT) and OFF the OUTH is high impedance.

OUTL driver output for 1ED3320MC12N, 1ED3321MC12N and 1ED3322MC12N

Output pin to discharge the power transistor gate. The voltage is switched to *VEE2*. In normal operating mode *OUTL* is controlled by *IN+*, *IN-* and */RST*. During error mode (UVLO, internal error or *DESAT*). *OUTL* is tuned on.

ineon



OUT Driver Output for 1ED3323MC12N

Common output pin to charge and discharge the power transistor gate. The voltage is switched to VEE2. In normal operating mode OUT is controlled by IN+, IN- and /RST. During error mode (UVLO, internal error or DESAT) and OFF mode OUT is low.

VCC2

Positive power supply pin of the output side.



4 Functional description

4 Functional description

4.1 Introduction

The 1ED332xMC12N is an advanced IGBT gate driver that can be also used for driving power MOSFET devices. Control and protection functions are included to make possible the design of high reliability systems.

The device consists of two galvanic separated chips. The input chip can be directly connected to a standard 3.3 V or 5 V DSP or microcontroller with CMOS input/output and the output chip is connected to the high voltage side.

The rail-to-rail driver output enables the user to provide easy clamping of the power transistor gate voltage during short circuit of the power transistor. So, an increase of short circuit current due to the feedback via the Miller capacitance can be avoided. Further, the rail-to-rail output reduces power dissipation.

The device also includes IGBT short circuit protection (DESAT) with /FLT status output.

The READY status output reports if the device is supplied and operates correctly.

4.2 Supply

The driver 1ED332xMC12N is designed to support two different supply configurations, bipolar supply and unipolar supply.

In bipolar supply the driver is typically supplied with a positive voltage of 15 V at *VCC2* and a negative voltage of -8 V at *VEE2*, please refer to Figure 6. Negative supply prevents a dynamic turn on. If an appropriate negative supply voltage is used, connecting *CLAMP* to IGBT gate is redundant and therefore typically not necessary.



Figure 6 Application example bipolar supply

For unipolar supply configuration the driver is typically supplied with a positive voltage of 15 V at VCC2. VEE2 is connected to GND2.

Erratic dynamic turn-on of the IGBT could be prevented with active Miller clamp function, so *CLAMP* output is directly connected to IGBT gate, please refer to Figure 7.



4 Functional description



Figure 7 Application example unipolar supply

4.3 Internal protection features

4.3.1 Undervoltage lockout (UVLO)

To ensure correct switching of the power transistor the device is equipped with an undervoltage lockout for both chips, refer to the diagrams showing the undervoltage lockout function of *VCC1* Figure 8 and *VCC2* Figure 9.





UVLO1



4 Functional description



Figure 9 UVLO2

If the power supply voltage *VCC1* of the input chip drops below *VUVLOL1* a turn-off signal is sent to the output chip before the input chip powers down. The power transistor is switched off and the signals at *IN*+ and *IN*- are ignored as long as *VCC1* is below the power-up voltage *VUVLOH1*.

If the power supply voltage VCC2 of the output chip goes below VUVLOL2 the power transistor is switched off and signals from the input chip are ignored as long as VCC2 below the power-up voltage VUVLOH2. VEE2 is not monitored, otherwise negative supply voltage range from 0 V to -12 V would not be possible.

4.3.2 READY status output *RDY*

The *RDY* output shows the status of three internal protection features:

- UVLO of the input chip
- UVLO of the output chip
- Internal signal transmission

It is not necessary to reset the *RDY* signal since its state only depends on the status of the former mentioned protection signals.

4.3.3 Watchdog timer

During normal operation the internal signal transmission is monitored by a watchdog timer. If the transmission fails for a given time, the IGBT is switched off and the *RDY* output reports an internal error.

4.3.4 Active shutdown

The active shut-down feature ensures a safe power transistor off-state if the output chip is not connected to the power supply. The power transistor gate is clamped by *OUT* or *OUTL* to *VEE2*.

4.4 Non-inverting and inverting inputs

There are two possible input modes to control the IGBT. In the non-inverting mode *IN*+ controls the driver output while *IN*- is set to low. In the inverting mode *IN*- controls the driver output while *IN*+ is set to high, is shown in Figure 10.



4 Functional description



Figure 10 Typical switching behavior

A minimum input pulse width is defined to filter occasional glitches.

The output will react with the propagation delay time after change of the input signals. Figure 11 is showing the propagation delay time and the rise and fall time of the output voltage.



Figure 11 Propagation delay time

4.5 Driver output

The output driver sections uses only MOSFETs to provide a rail-to-rail output. This feature permits that tight control of gate voltage, during on-state and short circuit, can be maintained as long as the drivers supply is stable. Due to the low internal voltage drop, switching behavior of the IGBT is predominantly governed by the gate resistor. Furthermore, it reduces the power dissipated by the driver.

4.6 External protection features

4.6.1 Short-circuit protection (DESAT)

A short circuit protection (DESAT) ensures the protection of the IGBT during short-circuit. When the *DESAT* voltage goes up and reaches 9 V, the output is driven low. Further, the */FLT* output is activated after *DESAT* to */FLT*off delay, see Figure 12 for the turn off after *DESAT* event.



4 Functional description



Figure 12

DESAT hard off behavior

The Figure 13 show the soft off behavior.



Figure 13 DESAT soft off behavior

A blanking time is used to allow enough time for IGBT saturation. The blanking time is provided by a highly precise internal current source and an external capacitor.

4.6.2 Active miller clamp

In a half bridge configuration the switched-off power transistor tends to dynamically turn on during turn on phase of the opposite power transistor. A Miller clamp allows sinking the Miller current across a low impedance path in this high dV/dt situation. Therefore in many applications, the use of a negative supply voltage can be avoided. During turn-off, the gate voltage is monitored and the *CLAMP* output is activated when the gate voltage goes below typical 2 V (related to *VEE2*). The *CLAMP* is designed for a Miller current up to 2 A.



4 Functional description

4.6.3 Short-circuit clamping

During short-circuit the power transistor gate voltage tends to rise because of the feedback via the Miller capacitance. An additional internal protection circuit connected to OUT and CLAMP limits this voltage to a value slightly higher than the supply voltage. A current of maximum 500 mA for 10 μ s may be fed back to the supply through one of these paths. If higher currents are expected or a tighter clamping is desired external Schottky diodes may be added.

4.7 RESET

The reset inputs have two functions:

The reset /*RST* is in charge of setting back the /*FLT* output. If /*RST* is low longer than a given time, /*FLT* will be cleared at the rising edge of /*RST*, refer to Figure 12 or Figure 13 otherwise, it will remain unchanged.

The reset (/RST = low for t_{RST}) after DESAT event should be performed only after the gate of the external power transistor is completely discharged and it is turned off.

The reset /*RST* works as enable/shutdown of the input logic, refer to Figure 10.



5 Electrical parameters

5 Electrical parameters

5.1 Absolute maximum ratings

Table 4Absolute maximum ratings

Absolute maximum ratings defined here may lead to destruction of the integrated circuit if the specified values are exceeded.

Parameter	Symbol		Values			Note or condition
		Min.	Тур.	Max.	1	
Positive power supply output side voltage	V _{VCC2}	- 0.3		40	V	1)
Negative power supply output side voltage	V _{VEE2}	- 22		0.3	V	1)
Maximum power supply voltage difference output side	V _{max2}	- 0.3		40	V	2)
Gate driver output voltage	V _{OUT}	V _{VEE2} - 0.3		V _{VCC2} + 0.3	V	¹⁾ , 1ED3323
Gate driver output voltage	V _{OUTH} , V _{OUTL}	V _{VEE2} - 0.3		V _{VCC2} + 0.3	V	¹⁾ , 1ED3320, 1ED3321, 1ED3322
Gate driver output difference	V _{OUTH-OUTL}	-40		40	V	1D3320, 1ED3321, 1ED3322
Gate driver output current	I _{OUT}	-9		9	А	³⁾ , ⁴⁾ , 1ED3323
Gate driver output current	I _{OUTH,} I _{OUTL}	-5		5	A	³⁾ , ⁴⁾ , 1ED3320
Gate driver output current	I _{OUTH} , I _{OUTL}	-9		9	A	³⁾ , ⁴⁾ , 1ED3321, 1ED3322
CLAMP voltage	V _{CLAMP}	V _{VEE2} - 0.3		<i>V</i> _{VCC2} + 0.3	V	1)
CLAMP to gate driver output difference	V _{OUTH-CLAMP} , V _{OUTL-CLAMP}	-40		40	V	1D3320, 1ED3321, 1ED3322
CLAMP to gate driver output difference	V _{OUT-CLAMP}	-40		40	V	1ED3323
CLAMP output current	I _{CLAMP}	-4.5		4.5	А	3),4)
Short circuit clamping time	t _{CPL}			10	μs	$I_{CLAMP} = 0.5 A, V_{CLAMP} < 2 V,$ $I_{OUT} = 0.5 A, V_{OUT} < 2 V,$ ⁴⁾
DESAT voltage	V _{DESAT}	- 0.3		V _{VCC2} + 0.3	V	¹⁾ , I_{DESAT} limited \leq 5 mA , ⁴⁾
Positive power supply voltage nput side	V _{VCC1}	- 0.3		7	V	5)
ogic input voltages IN+, IN-, /RST	V _{LogicIN}	- 0.3		V _{VCC1} + 0.3	V	5)
Open drain logic output voltage / FLT, RDY	V _{FLT} , V _{RDY}	- 0.3		V _{VCC1} + 0.3	V	open drain output in high state, ⁵⁾
Open drain output current /FLT, RDY	I _{FLT} , I _{RDY}			10	mA	open drain output in low state, output voltage <= V _{VCC}

(table continues...)



5 Electrical parameters

Table 4 (continued) Absolute maximum ratings

Absolute maximum ratings defined here may lead to destruction of the integrated circuit if the specified values are exceeded.

Parameter	Symbol Values		lues Ur		Note or condition		
		Min.	Тур.	Max.	1		
Input to output offset voltage	V _{OFFSET}	-		2300	V	$V_{VEE2,max} - V_{VEE2,min}$ with $V_{VEE2,max} \ge V_{GND1} \ge V_{VEE2,min}$, ⁶⁾	
Junction temperature	TJ	-40		150	°C		
Storage temperature	T _{ST}	-55		150	°C		
Power dissipation input part	P _{DIN}			100	mW	@ T _A = 85°C	
Power dissipation output part DSO-16 wide body	P _{DOUT-16}			810	mW	$@T_A = 85^{\circ}C$, JEDEC 2s2p no cooling, Package DSO-16 wide body	
ESD capability HBM model	V _{ESDHBM}	-4		+4	kV	HBM model according ANSI/ESDA/JEDEC JS-001 (discharge 100 pF capacitor through 1.5 kOhm series resistor)	
ESD capability CDM model	ESD_CDM		TC 1500			Charged device model ⁷⁾	
Maximum switching frequency	f _{SW}			1	MHz		

1) in respect to GND2

2) in respect to VEE2

3) $t = 1 \mu s$ on, 5 μs period, limited by max. power dissipation

4) Parameter is not subject to production test - verified by design/characterization

5) in respect to GND1

6) for functional operation only

7) According to ANSI/ESDA/JEDEC-JS-002-2014 (TC = test condition in volt)

5.2 Thermal parameter

Table 5Thermal parameter

Thermal performance may change significantly with layout and heat dissipation of compontents in close proximity.

Parameter	Symbol		Values		Unit	Note or condition
		Min.	Тур.	Max.		
Thermal resistance junction to ambient DSO-16 wide body JEDEC 1s0p PCB with cooling	R _{THJAwc}		86.7		K/W	$@T_A = 85 \degree C, P_{DIN} = 100 \text{ mW},$ $P_{DOUT} = 650 \text{ mW}, \text{ JEDEC 1s0p}$ PCB, DSO-16 wide body with cooling
Thermal resistance junction to ambient DSO-16 wide body JEDEC 2s2p PCB no cooling	R _{THJAnc}		71.4		K/W	$@T_A = 85 \degree C, P_{DIN} = 100 \text{ mW},$ $P_{DOUT} = 810 \text{ mW}, \text{ JEDEC } 2s2p$ PCB, DSO-16 wide body no cooling

(table continues...)



5 Electrical parameters

Table 5(continued) Thermal parameter

Thermal performance may change significantly with layout and heat dissipation of compontents in close proximity.

Parameter	Symbol		Values			Note or condition
		Min.	Тур.	Max.		
Characterization parameter junction to package DSO-16 wide body JEDEC 1s0p PCB with cooling	Ψ_{JTwc}		9.82		K/W	$@T_A = 85 \degree C, P_{DIN} = 100$ mW, $P_{DOUT} = 650$ mW, JEDEC 1s0p, DSO-16 wide body with cooling
Characterization parameter junction to package DSO-16 wide body JEDEC 2s2p PCB no cooling	Ψ_{JTnc}		9.93		K/W	$@T_A = 85 \degree C, P_{DIN} = 100 \text{ mW},$ $P_{DOUT} = 81 \text{ mW}, \text{ JEDEC } 2s2p$ PCB, DSO-16 wide body no cooling

5.3 Operating parameters

Table 6Operating parameters

Within the operating range, the IC operates as described in the functional description and electrical characteristics.

Parameter	Symbol		Values	;	Unit	Note or condition
		Min.	Тур.	Max.		
Positive power supply output side	V _{VCC2}	V _{UVLO} H2		35	V	1)
Negative power supply output side	V _{VEE2}	-20		0	V	1)
Power supply difference output side	V _{max2}	2)		35	V	$V_{\rm max2} = V_{\rm VCC2} - V_{\rm VEE2}$
Power supply input side	V _{VCC1}	V _{UVLO} H1		5.5	V	3)
Logic input voltages	V _{LogicIN}	-0.3		V _{VCC1}	V	3)
CLAMP voltage	V _{CLAMP}	V _{VEE2} - 0.3		V _{VCC2} + 0.3	V	1)
DESAT voltage	V _{DESAT}	-0.3		V _{VCC2} + 0.3	V	1)
Ambient temperature	T _A	-40		125	°C	
Operating junction temperature	T _{Jop}	-40		150	°C	
Common Mode Transient Immunity	CMTI	-300		300	kV/µs	@ V _{ISO} = 1.5 kV, ⁴⁾

1) in respect to GND2

2) $V_{UVLOH2} + (V_{GND2} - V_{VEE2})$

3) in respect to GND1

4) Parameter is not subject to production test - verified by design/characterization



5 Electrical parameters

5.4 Electrical characteristics

The electrical characteristics include the spread of values in supply voltages, load and junction temperatures T_{Jop} within the operating parameters and default parameter settings unless specified otherwise. Typical values represent the median values at $T_A = 25^{\circ}$ C.

5.4.1 Power supply

Table 7Power supply

Parameter	Symbol		Values	;	Unit	Note or condition
		Min.	Тур.	Max.	-	
UVLO threshold input side (on)	V _{UVLOH1}			3.1	V	V _{VCC1} -V _{GND1}
UVLO threshold input side (off)	V _{UVLOL1}	2.5			V	V _{VCC1} -V _{GND1}
UVLO hysteresis input side	V _{HYS1}	0.1	0.2		V	V _{UVLOH1} - V _{UVLOL1}
UVLO threshold output side (on)	V _{UVLOH2}		12.0	12.6	V	V _{VCC2} -V _{GND2,} 1D3320, 1ED3321, 1ED3323
UVLO threshold output side (on)	V _{ULVOH2}		13.6	14.2	V	V _{VCC2} -V _{GND2,} 1ED3322
UVLO threshold output side (off)	V _{UVLOL2}	10.4	11.0		V	V _{VCC2} -V _{GND2} , 1ED3320, 1ED3321, 1ED3323
UVLO threshold output side (off)	V _{UVLOL2}	11.9	12.6		V	V _{VCC2} -V _{GND2} , 1ED3322
UVLO hysteresis output side	V _{HYS2}	0.6	0.9		V	V _{UVLOH2} - V _{UVLOL2}
Quiescent current input side	<i>I</i> _{Q1}		1.1	3	mA	1)
Quiescent current output side	I _{Q2}		2	3	mA	1)

1) $V_{VCC1} = 5 V$, $V_{VCC2} = 15 V$, $V_{VEE2} = -8 V$, IN + = High, IN - = Low, OUT = High, RDY = High, /FLT = High, $V_{DESAT} = 0 V$

5.4.2 Logic input and output

Table 8Logic input and output

Parameter	Symbol		Values	;	Unit	Note or condition
		Min.	Тур.	Max.		
Digital input low threshold voltage IN+, IN-, /RST	V _{IN+L} , V _{IN-L} , V _{RST-L}	0.3 * <i>V</i> _{VCC1}			V	
Digital input high threshold voltage IN+, IN-, /RST	V _{IN+H} , V _{IN-H} , V _{RST-H}			0.7 * <i>V</i> _{VCC1}	V	
Digital input current IN-, /RST	I _{IN-} , I _{RST}	-200		-40	μA	$V_{\rm IN-} = GND1, V_{\rm RST} = GND1$
Digital input current IN+	I _{IN+}	40		200	μA	$V_{\rm IN+} = V_{\rm VCC1}$
Digital pull up current RDY, /FLT	I _{PRDY} , I _{PFLT}	-400	-100		μA	$V_{\rm RDY}$ = GND1, $V_{\rm FLT}$ = GND1
/FLT Low Voltage	V _{FLTL}			300	mV	$I_{\text{SINK(FLT)}} = 5 \text{ mA}, ^{1}$
RDY Low Voltage	V _{RDYL}			300	mV	$I_{\text{SINK}(\text{RDY})} = 5 \text{ mA}, ^{1)}$
1) The load capacitance connect	cted to RDY or	/FLT shc	ould be	below 2	2 nF.	



5 Electrical parameters

5.4.3 **Gate driver**

Gate driver Table 9

Parameter	Symbol		Values	;	Unit	Note or condition
		Min.	Тур.	Max.		
High level output peak current	I _{OUTH}	4	6		A	¹⁾ 1ED3321, 1ED3322, 1ED3323, ²⁾
High level output peak current	I _{OUTH}	2	3.3		A	¹⁾ 1ED3320, ²⁾
High level output on resistance	R _{DSON,H}	0.5	0.79	1.3	Ω	I _{OUTH} = 0.1 A, 1ED3321, 1ED3322, 1ED3323
High level output on resistance	R _{DSON,H}	0.9	1.4	2.35	Ω	I _{OUTH} = 0.1 A, 1ED3320
High side sink current	I _{OUT+,sink}			30	μA	<i>IN</i> + = low or <i>IN</i> - = high, <i>V</i> _{VCC2} = 15 V, <i>V</i> _{VEE2} = -8 V, <i>V</i> _{OUTH} = 15 V, ³
Low level output peak current	I _{OUTL}	4	8.5		A	⁴⁾ 1ED3321, 1ED3322, 1ED3323, ²⁾
Low level output peak current	I _{OUTL}	2	6		A	⁴⁾ 1ED3320, ²⁾
Low level output on resistance	R _{DSON,L}	0.35	0.51	0.85	Ω	I _{OUTL} = 0.1 A, 1ED3321, 1ED3322, 1ED3323
Low level output on resistance	R _{DSON,L}	0.6	0.89	1.4	Ω	I _{OUTL} = 0.1 A, 1ED3320
Soft-off sink current	I _{OUTLF}		230		mA	after DESAT detected, V _{OUTH} - V _{VEE2} > V _{CLAMP}
Soft-off watchdog time	t _{WDSoftoff}	5		9	μs	DESAT with soft-off activated, <i>OUTH</i> or <i>CLAMP</i> above miller clamp voltage
Short circuit clamp voltage OUTH / VCC2	V _{CLP_OUTH}		1	1.5	V	Path off, <i>I</i> _{OUTH} = 500 mA, <i>t</i> < 10 μs, 1D3320, 1ED3321, 1ED3322, ²⁾
Short circuit clamp voltage OUTL / VCC2	V _{CLP_OUTL}		1.6	2	V	Path off, <i>I</i> _{OUTL} = 500 mA, <i>t</i> < 10 μs, 1D3320, 1ED3321, 1ED3322, ²⁾
Short circuit clamp voltage OUT / VCC2	V _{CLP_OUT}		1	1.5	V	Path off, <i>I</i> _{OUT} = 500 mA, <i>t</i> < 10 μs, 1ED3323, ²⁾

IN + = High, IN - = Low, V_{OUT} = V_{VCC2} - 15 V, V_{VCC2} = 15 V, load condition C_L = 100 nF, R_L = 0.1 Ohm, Parameter is not subject to production test - verified by design/characterization 1)

2)

3) in respect to GND2

IN + = Low, IN - = Low, OUT = V_{VEE2} + 15 V, V_{VCC2} = 15 V, load condition C_L = 100 nF, R_L = 0.1 Ohm 4)



5 Electrical parameters

5.4.4 Active miller clamp

Table 10Active miller clamp

Parameter	Symbol		Values	;	Unit	Note or condition
		Min.	Тур.	Max.		
Low level clamp current	/ _{CLAMP,L}	2	3		A	$V_{\text{CLAMP}} = 1.5 \text{ V}, V_{\text{VCC2}} = 15 \text{ V}, V_{\text{VEC2}} = 0 \text{ V}, R_{\text{g}} = 0.1 \Omega, C_{\text{g}} = 1 \mu\text{F}, ^{1)}$
Low level clamp on resistance	R _{DSON,CLP}	0.4	0.6	1.0	Ω	<i>I</i> _{OUTL} = 0.1 A
Clamp threshold voltage	V _{CLAMP}	1.6	2.1	2.4	V	in respect to VEE2
Clamp activation time	t _{CLPDLY}			80	ns	$V_{\text{CLAMP}} \leq V_{\text{CLAMPth}}$
Short circuit clamp voltage CLAMP / VCC2	V _{CLP}		1.8	2	V	Path off, $I_{CLAMP} = 500 \text{ mA}$, $t < 10 \mu \text{ s}$, ¹

1) Parameter is not subject to production test - verified by design/characterization

5.4.5 Dynamic characteristics

Table 11Dynamic characteristics

Parameter	Symbol		Values	;	Unit	Note or condition
		Min.	Тур.	Max.		
Input IN+, IN-, /RST to output propagation delay on	t _{PDON}	74	80	84	ns	$C_{\text{LOAD}} = 100 \text{ pF}, V_{\text{IN+}} = 70 \%, V_{\text{OUT}} = 20 \%, T_{\text{A}} = 25 \text{ °C}$
Input IN+, IN-, /RST to output propagation delay off	t _{PDOFF}	81	86	92	ns	$C_{\text{LOAD}} = 100 \text{ pF}, V_{\text{IN+}} = 30 \%, V_{\text{OUT}} = 80 \%, T_{\text{A}} = 25 \text{ °C}$
Input IN+ to output propagation delay distortion	t _{PDDISTO}			11	ns	C _{LOAD} = 100 pF, T _A = 25 °C
Input IN-, /RST to output propagation delay distortion	t _{PDDISTO}			17	ns	C _{LOAD} = 100 pF, T _A = 25 °C
Input IN+, IN-, /RST pulse suppression time (filter time)	t _{INFLT}	29	35	41	ns	shorter pulses will not propagate to the output
Input IN+, IN-, /RST to output propagation delay on variation due to temperature	t _{PDONt}			15	ns	C _{LOAD} = 100 pF, ¹⁾
Input IN+, IN-, /RST to output propagation delay off variation due to temperature	t _{PDOFFt}			15	ns	C _{LOAD} = 100 pF, ¹⁾
Input IN+ to output propagation delay distortion variation due to temperature	t _{PDISTOt}			13	ns	C _{LOAD} = 100 pF, ¹⁾
Input IN-, /RST to output propagation delay distortion variation due to temperature	t _{PDISTOt}			17	ns	C _{LOAD} = 100 pF, ¹⁾

(table continues...)



5 Electrical parameters

Table 11 (continued) Dynamic characteristics

Parameter	Symbol		Values	5	Unit	Note or condition
		Min.	Тур.	Max.		
Input IN+, IN-, /RST to output propagation delay variation part to part	t _{PD,P2P}			15	ns	C _{LOAD} = 100 pF, Same T _A , slopes and supply voltages
Rise time 1	t _{rise1}		15	20	ns	$C_{\text{LOAD}} = 1 \text{ nF}, V_{\text{L}} 20 \%, V_{\text{H}} 80 \%, V_{\text{VCC2}} = 15 \text{ V}, V_{\text{VEE2}} = GND2 = 0 \text{ V}$
Rise time 2	t _{rise2}		10	15	ns	$C_{\text{LOAD}} = 100 \text{ pF}, V_{\text{L}} 20\%, V_{\text{H}}$ 80%, $V_{\text{CCC2}} = 15 \text{ V}, V_{\text{VEE2}} = GND2 = 0 \text{ V}, ^{1}$
Rise time 3	t _{rise3}		300		ns	$C_{LOAD} = 100 \text{ nF}, 0.1 \text{ Ohm}, V_L$ 20%, $V_H 80$ %, $V_{VCC2} = 15 \text{ V},$ $V_{VEE2} = GND2 = 0 \text{ V}, 1ED3321,$ 1ED3322, 1ED3323, ¹⁾
Rise time 4	t _{rise4}		530		ns	$C_{\text{LOAD}} = 100 \text{ nF}, 0.1 \text{ Ohm}, V_{\text{L}}$ 20%, V_{H} 80%, $V_{\text{VCC2}} = 15 \text{ V},$ $V_{\text{VEE2}} = GND2 = 0 \text{ V}, 1\text{ED3320}, ^{1/2}$
Fall time 1	t _{fall1}		15	20	ns	$C_{\text{LOAD}} = 1 \text{ nF}, V_{\text{L}} 20\%, V_{\text{H}} 80\%, V_{\text{VCC2}} = 15 \text{ V}, V_{\text{VEE2}} = GND2 = 0 \text{ V}$
Fall time 2	t _{fall2}		10	15	ns	$C_{\text{LOAD}} = 100 \text{ pF}, V_{\text{L}} 20\%, V_{\text{H}}$ 80%, $V_{\text{VCC2}} = 15 \text{ V}, V_{\text{VEE2}} = GND2 = 0 \text{ V}, ^{1}$
Fall time 3	t _{fall3}		234		ns	$C_{LOAD} = 100 \text{ nF}, 0.1 \text{ Ohm}, V_L$ 20%, $V_H 80$ %, $V_{VCC2} = 15 \text{ V},$ $V_{VEE2} = GND2 = 0 \text{ V}, 1ED3321,$ 1ED3322, 1ED3323, ¹⁾
Fall time 4	t _{fall4}		370		ns	$C_{\text{LOAD}} = 100 \text{ nF}, 0.1 \text{ Ohm}, V_{\text{L}}$ 20%, V_{H} 80%, $V_{\text{VCC2}} = 15 \text{ V},$ $V_{\text{VEE2}} = GND2 = 0 \text{ V}, 1\text{ED3320}, ^{1}$

1) Parameter is not subject to production test - verified by design/characterization

5.4.6 Desaturation protection

Table 12Desaturation protection

Parameter	Symbol		Values			Note or condition
		Min.	Тур.	Max.		
Blanking capacitor charge current	I _{DESATC}	438	510	582	μA	$V_{VCC2} = 15 V, V_{VEE2} =$ GND2, V _{DESAT} -V _{GND2} = 2 V
Blanking capacitor discharge current	I _{DESATD}	90	150		mA	$V_{VCC2} = 15 V, V_{VEE2} = GND2,$ $V_{DESAT} - V_{GND2} = 6 V$
Desaturation reference level	V _{DESATth}	8.5	9	9.5	V	V _{VCC2} = 15 V, in respect to GND2
Pulse suppression filter time	t _{DESATfilter}		250		ns	1)
(table continues)						



5 Electrical parameters

Table 12 (continued) Desaturation protection

Parameter	Symbol		Values		Unit	Note or condition
		Min.	Тур.	Max.		
Desaturation sense to out low delay	t _{DESATOUT}		350	430	ns	V _{OUT} = 90 %, C _{OUT} = 1 nF, <i>OUT</i> = <i>OUTH</i> + <i>OUTL</i> shorted, 1ED3322, 1ED3323
Desaturation sense to out low delay	t _{DESATOUT_SO}		380	500	ns	V _{OUT} = 90 %, C _{OUT} = 1 nF, <i>OUT</i> = <i>OUTH</i> + <i>OUTL</i> shorted, 1ED3320, 1ED3321
Desaturation out slope with capacitive load	t _{DESATOUT_CL} _SO	1	3.5	6	us	$V_{VCC2} = 15 V, V_{VEE2} = 0 V, V_{OUT}$ = 10 %, $C_{OUT} = 47 nF$, $OUTH$ tied to $OUTL$, $V_{CLAMP} = 5 V$, 1ED3320, 1ED3321
Desaturation sense to flt low delay	t _{DESATFLT}			2.25	μs	V _{FLTL} = 10 %, I _{FLT} = 5 mA
Desaturation low voltage	V _{DESATL}	0.25	0.5	0.95	V	<i>IN</i> + = Low, <i>IN</i> - = Low, <i>OUT(H,L)</i> = Low, <i>I</i> _{DESAT} = 70 mA
Leading edge blanking	t _{DESATleb}	280	400	500	ns	
Pulse width /rst for resetting /flt	t _{RST}	800			ns	
Short circuit clamp voltage desat/ vcc2	V _{CLP_DESAT}		1.4	1.6	V	Path off, / _{DESAT} = 500 mA, <i>t</i> < 10 μs, ¹⁾

1) Parameter is not subject to production test - verified by design/characterization

5.4.7 Active shutdown

Table 13Active shutdown

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Тур.	Max.		
Active shut down voltage	V _{ACTSD}		2	2.6	V	I _{OUT} = 200 mA; V _{VCC2} = open



6 Insulation characteristics

6 Insulation characteristics

6.1 Safety limiting values

Table 14Safety limiting values

This coupler is suitable for rated insulation only within the given safety limiting values. Compliance with the safety limiting values shall be ensured by means of suitable protective circuits.

Parameter	Symbol		Values			Note or condition
		Min.	Тур.	Max.		
Maximum ambient safety temperature	T _S	-	-	150	°C	1)
Maximum continuous input power dissipation	P _{SI}	-	-	100	mW	2)
Maximum continueous output power dissipation	P _{SO}	-	-	810	mW	3)

1) According to IEC: The highest ambient temperature permitted in the event of a fault

- 2) Maximum continuous input power at ambient temperature of 25 °C, derating required from 141 °C with 11.53 mW/K
- 3) Maximum output power dissipation of the output stage at ambient temperature of 25 °C with a derating of 8.98 mW/K starting from that temperature

6.2 Reinforced insulation according to VDE 0884-11 (pending)

Table 15Reinforced insulation according to VDE 0884-11 (pending)

This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

Installation classification per EN 60664-1, Table 1

- for rated mains voltage ≤ 150 V (rms): I-IV
- for rated mains voltage ≤ 300 V (rms): I-IV
- for rated mains voltage ≤ 600 V (rms): I-III
- for rated mains voltage ≤1000 V (rms): I-II

Climatic classification: 40/125/21

Polution degree (EN 60664-1): 2

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Тур.	Max.		
Minimum external creepage	CPG	8	-	-	mm	-
Minimum external clearance	CLR	8	-	-	mm	-
Minimum comparative tracking index	СТІ	400	-	-	-	-
Apparent charge, method a	q _c	-	-	5	рС	$V_{pd(ini),a} = V_{IOTM}, V_{pd(m)} = 1.6 *$ $V_{IORM}, t_{ini} = 1 min$
Apparent charge, method b	q _c	-	-	5	рС	$V_{pd(ini),b} = V_{IOTM} * 1.2, V_{pd(m)} = 1.875 * V_{IORM}, t_{ini} = 1 s$
Isolation resistance	R _{IO}	1011	_	-	Ω	$T_{\rm amb} = T_{\rm amb,max}$



6 Insulation characteristics

Table 15 (continued) Reinforced insulation according to VDE 0884-11 (pending)

This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

Installation classification per EN 60664-1, Table 1

- for rated mains voltage \leq 150 V (rms): I-IV
- for rated mains voltage \leq 300 V (rms): I-IV
- for rated mains voltage ≤ 600 V (rms): I-III
- for rated mains voltage $\leq 1000 \text{ V} \text{ (rms)}$: I-II

Climatic classification: 40/125/21

Polution degree (EN 60664-1): 2

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Тур.	Max.	1	
Isolation resistance	R _{IO_S}	10 ⁹	-	-	Ω	$T_{\rm amb} = T_{\rm S}$
Maximum rated transient isolation voltage	V _{IOTM}	-	-	8000	V (peak)	-
Maximum rated repetitive peak isolation voltage	V _{IORM}	-	-	1767	V (peak)	-
Maximum surge isolation voltage for reinforced isolation	V _{IOSM}	-	-	6875	V (peak)	$V_{\text{TEST}} = V_{\text{IOSM}} * 1.6 \text{ (VDE only)}$
Maximum surge isolation voltage for reinforced isolation	V _{IOSM}	-	-	11.0	kV (peak)	tested in oil, test pulse according to IEC recommendation (Section 5.5.5.3.2)

6.3 UL 1577 certification characteristics

Table 16UL 1577 certification characteristics

Parameter	Symbol	Values		Unit	Note or condition	
		Min.	Тур.	Max.		
Insulation withand voltage	V _{ISO}	5700	_	-	V (rms)	1 minute type test
Insulation test voltage	V _{ISO,TEST}	6840	_	-	V (rms)	1 s, production test



7 Package outline

7

Package outline



Figure 14

DSO-16 wide body (Plastic (green) dual small outline package)



7 Package outline









8 Application notes

8 Application notes

8.1 Reference layout for thermal data

The PCB layout shown in Figure 16 represents the reference layout used for the thermal characterisation. Pins 9 and 16 (*GND1*) and pins 1 and 8 (*VEE2*) require ground plane connections for achiving maximum power dissipation. The 1ED332xMC12N is conceived to dissipate most of the heat generated through this pins.



Figure 16 Reference layou

Reference layout for thermal data (Copper thickness 102 μm)

8.2 Printed circuit board guidelines

Following factors should be taken into account for an optimum PCB layout.

• Sufficient spacing should be kept between high voltage isolated side and low voltage side circuits.



8 Application notes

- The same minimum distance between two adjacent high-side isolated parts of the PCB should be maintained to increase the effective isolation and reduce parasitic coupling.
- In order to ensure low supply ripple and clean switching signals, bypass capacitor trace lengths should be kept as short as possible.
- The blocking cap should be placed as close as possible to VEE2 and to GND2, pin 1 and 3.



9 Revision history

9 Revision history

Revision history						
Page or item	Subjects (major changes since previous revision)					
Rev 1.00, 2021-11-18						
All	Initial version					
Rev 1.01, 2021-1	.2-14					
page 1, 2	update device information					
Table 7	UVLO names updated					

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-12-14 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference IFX-svp1539246819034

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.