

Order

Now





SLLSF73C - FEBRUARY 2018-REVISED SEPTEMBER 2019

# TS3USBCA4 USB Type-C SBU Multiplexer

Technical

Documents

### Features

- USB Type-C<sup>™</sup> 4:1 (TS3USBCA420) and 3:1 (TS3USBCA410) multiplexer (MUX) for analog audio MIC/AGND, DisplayPort AUX, and other signals
- General purpose MUX for 0 to 3.6 V differential or single-ended signals
- Ultra low  $R_{ON}$  of 60 m $\Omega$  for the AGND connections for low crosstalk performance
- Low Total Harmonic Distortion (THD)
- High bandwidth channels up to 500 MHz
- Supports both pin and I<sup>2</sup>C configuration
- Supports operation from either 3.3-V ±10% regulated supply, or 2.4 to 5.5 V battery
- Industrial temperature range: -40°C to 85°C • TS3USBCA420I and TS3USBCA410I
- Commercial temperature range: 0°C to 70°C TS3USBCA420 and TS3USBCA410
- 1.8 mm x 2.6 mm, 16-pin, 0.4 mm pitch QFN package

#### 2 Applications

- Tablets
- Notebooks
- Desktops
- Gaming consoles
- VR modules
- Smartphones
- Monitors

#### Description 3

Tools &

Software

The TS3USBCA4 is a passive 4:1 (TS3USBCA420) and 3:1 (TS3USBCA410) MUX supporting various types of differential or single-ended signals on the SBU1/SBU2 terminals of a USB Type-C connector to different interfaces. Those signals can be differential DisplayPort auxiliary (AUX), analog audio MIC and AGND, PCIe differential clock, or any other supported generic differential or single-ended signals.

Support &

Community

2.0

The audio path features ultra-low ON-state resistance (R<sub>ON</sub>), low crosstalk and excellent total harmonic distortion (THD). The break-before-make feature prevents signal distortion during signal transfer from one channel to another. The high-speed paths support bandwidth as high as 500 MHz to provide adequate support for DisplayPort AUX, PCIe clock, and other similar signals. Together with low power consumption, these features make this device suitable for portable audio applications.

The TS3USBCA4 wide supply range from 2.4 V to 5.5 V gives users the flexibility of powering it from a single-cell battery, a 3.3-V regulator, or VBUS. It also provides options for both commercial and industrial temperature ranges.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS3USBCA4	UQFN (16)	1.80 mm × 2.60 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



### **Simplified Schematic**

# Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Revi	sion History 2
5	Pin	Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics (3 V $\leq$ V <sub>CC</sub> $\leq$ 3.6 V)
	6.6	Electrical Characteristics (2.4 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V)7
	6.7	Switching Characteristics (2.4 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V) 9
	6.8	Timing Requirements (3 V $\leq$ V <sub>CC</sub> $\leq$ 3.6 V) 10
	6.9	Timing Requirements (2.4 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V)
	6.10	
	6.11	Typical Characteristics 13
7	Para	meter Measurement Information 14
8	Deta	iled Description
	8.1	Overview

	8.2	Functional Block Diagram	24
	8.3	Feature Description	25
	8.4	Device Functional Modes	26
	8.5	Programming	28
	8.6	Register Maps	29
9	App	lication and Implementation	31
	9.1	Application Information	31
	9.2	Typical Application	31
10	Pow	er Supply Recommendations	34
11	Lay	out	35
	11.1	Layout Guidelines	35
	11.2	Layout Example	35
12	Dev	ice and Documentation Support	36
	12.1	Receiving Notification of Documentation Updates	36
	12.2	Support Resources	36
	12.3	Trademarks	36
	12.4	Electrostatic Discharge Caution	36
	12.5	Glossary	36
13	Мес	hanical, Packaging, and Orderable	
		rmation	36

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (January 2019) to Revision C	Page
Changed description for LaAp pin From: "as a negative polarity" To "as a positive polarity"	4
Changes from Revision A (August 2018) to Revision B	Page
Changed the I2C_EN pin Description From: This pin has an internal weak pull-up. To: This pin has pull-down.	
Changes from Original (February 2018) to Revision A	Page
Changed the device From: Advanced Information To: Production data	1



# 5 Pin Configuration and Functions





**Pin Functions** 

	PIN				
NAME	TS3USBCA420	TS3USBCA410	I/O	DESCRIPTION	
VCC	1	1	Р	Power supply. External decoupling capacitors are required close to this pin.	
MIC_GND1/Ln1	2	2	I/O, CMOS	Analog audio MIC/AGND signal connection to audio codec. This pin can also function as a general purpose I/O.	
MIC_GND2/Ln2	3	3	I/O, CMOS	Analog audio MIC/AGND signal connection to audio codec. This pin can also function as a general purpose I/O.	
OEn	4	4	2 Level I	Output Enable: L: Normal Operation H: Standby Mode, I <sup>2</sup> C registers reset (Default) This pin has an internal weak pull-up.	
SEL1/SCL	5	5	2 Level I (Failsafe)	In Pin Configuration Mode (I2C_EN = L), this pin functions as SEL1 which is used along with SEL0 pin to select switch configurations (Refer to Table 2). This pin has an internal weak pull-down. In I <sup>2</sup> C Mode (I2C_EN = M or H), this pin functions as SCL pin for I <sup>2</sup> C clock. When used for I <sup>2</sup> C clock, pull it up to V <sub>I2C</sub> with a resistor between 0.62 k $\Omega$ and 2.2 k $\Omega$ .	
SEL0/SDA	6	6	2 Level I/O (Failsafe)		
LnBp	7	7	I/O, CMOS	This pin can be used in single-ended format or as a positive polarity differential pair partner to pin LnBn. It can be used for connection to any generic I/O signals such as for DisplayPort AUX, PCI Express clock, I <sup>2</sup> C, UART, and debug interfaces.	
LnBn	8	8	I/O, CMOS	This pin can be used in single-ended format or as a negative polarity differential pair partner to pin LnBp. It can be used for connection to any generic I/O signals such as for DisplayPort AUX, PCI Express clock, I <sup>2</sup> C, UART, and debug interfaces.	
GND	9	9	G	Primary ground connection for the TS3USBCA4. Must be connected to system ground.	
SBU2	10	10	I/O, CMOS (Failsafe)	This pin should be DC coupled to the SBU2 pin of the Type-C receptacle. This pin has an internal nominally 1.6-M $\Omega$ pull-down resistor.	
SBU1	11	11	I/O, CMOS (Failsafe)	This pin should be DC coupled to the SBU1 pin of the Type-C receptacle. This pin has an internal nominally 1.6-M $\Omega$ pull-down resistor.	
I2C_EN	12	12	3 Level I	This pin enables I <sup>2</sup> C Mode and sets I <sup>2</sup> C mode addresses (Refer to Table 5) depending on the pin level defined in Table 1. L: Pin Configuration Mode M: I <sup>2</sup> C Mode enabled with I <sup>2</sup> C address ADDR0 H: I <sup>2</sup> C Mode enabled with I <sup>2</sup> C address ADDR1 This pin has an internal weak pull-down.	

ISTRUMENTS

EXAS

# **Pin Functions (continued)**

	PIN		1/0	DESCRIPTION		
NAME	TS3USBCA420	TS3USBCA410	1/0	DESCRIPTION		
LnCn	13		I/O, CMOS	This pin can be used in single-ended format or as a negative polarity differential pair partner to pin LnCp. It can be used for connection to any generic I/O signals such as for DisplayPort AUX, PCI Express clock, I <sup>2</sup> C, UART, and debug interfaces.		
LnCp	14		I/O, CMOS	This pin can be used in single-ended format or as a positive polarity differential pair partner to LnCn. It can be used for connection to any generic I/O signals such as for DisplayPort AUX, Pole Express clock, I <sup>2</sup> C, UART, and debug interfaces.		
NC		13		Not connected.		
FLIP		14	I/O, CMOS	This pin flips the switches based on type-C plug orientation in pin configuration mode (I2C_EN=L). L: Normal orientation. H: Flipped orientation. This pin has an internal weak pull-down.		
LnAn	15	15	I/O, CMOS	This pin can be used in single-ended format or as a negative polarity differential pair partner to pin LnAp. This pin is preferred for connection to DisplayPort AUX. It can also be used for connection to any generic I/O signals such as for PCI Express clock, I <sup>2</sup> C, UART, and debug interfaces.		
LnAp	16	16	I/O, CMOS	This pin can be used in single-ended format or as a positive polarity differential pair partner to pin LnAn. This pin is preferred for connection to DisplayPort AUX. It can also be used for connection to any generic I/O signals such as for PCI Express clock, I <sup>2</sup> C, UART, and debug interfaces.		

# 6 Specifications

# 6.1 Absolute Maximum Ratings

Over operating free-air temperature range unless otherwise noted.<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply Voltage Range <sup>(2)</sup>	-0.5	6	V
V <sub>IN_DIFF</sub>	Differential Voltage at Differential Inputs	-4	4	V
V <sub>IN_SE</sub>	Input Voltage at Differential Inputs <sup>(2)</sup>	-0.5	6	V
V <sub>IN_CMOS</sub>	Input Voltage at CMOS Inputs other than SBU1/SBU2 Pins $^{(2)}$	-0.5	6	V
V <sub>IN_SBU</sub>	Input Voltage at SBU1/SBU2 Input-output Pins <sup>(2)</sup>	-0.5	6	V
TJ	Junction Temperature		105	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminal.

# 6.2 ESD Ratings

	PARAMETE	R	VALUE	UNIT
V <sub>HBM</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>CDM</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

Over operating free-air temperature range unless otherwise noted.

		MIN	NOM	MAX	UNIT
T <sub>A</sub>	Ambient temperature for TS3USBCA410 and TS3USBCA420	0		70	°C
T <sub>A</sub>	Ambient temperature for TS3USBCA410I and TS3USBCA420I	-40		85	°C
V <sub>CC</sub>	Supply voltage	2.4	5.0	5.5	V
V <sub>I2C</sub>	Supply that external resistors on SDA and SCL are pulled up too	1.7		3.6	V
V <sub>I/O_DIFF</sub>	Differential Input-output Voltage	0		1.8	V
V <sub>PSN</sub>	Power supply noise			100	mV

#### 6.4 Thermal Information

		TS3USBCA4	
	THERMAL METRIC	RSV (R-PUQFN-N16)	UNIT
		16 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance (1)	107.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance <sup>(2)</sup>	41.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance (3)	43.6	°C/W
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter <sup>(4)</sup>	1.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter <sup>(5)</sup>	43.6	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance <sup>(6)</sup>	N/A	°C/W

(1) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(4) The junction-to-top characterization parameter,  $\psi$ JT, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta$ JA, using a procedure described in JESD51-2a (sections 6 and 7).

(5) The junction-to-board characterization parameter, ψJB, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θJA, using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

# 6.5 Electrical Characteristics (3 V $\leq$ V<sub>cc</sub> $\leq$ 3.6 V)

All minimum/maximum specifications are at  $T_A = -40/85^{\circ}$ C,  $V_{CC} = 3.0$  V/3.6 V, unless otherwise noted. Typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{CC} = 3.3$  V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power						
I <sub>CC</sub>	Supply Current	OEn = L, DEVICE_ENABLE = 1		45	70	μA
I <sub>OFF_I2C</sub>	Device Shutdown Current	OEn = L, DEVICE_ENABLE = 0		17	30	μA
	Device Shutdown Current	OEn = 3.6 V		0.05	3.5	μA
IOFF_OEN	Device Shutdown Current	OEn = 1.4 V		4	12	μA
SEL0, SE	L1				·	
V <sub>IH</sub>	Input-high voltage		1.4			V
VIL	Input-low voltage				0.4	V
I <sub>IH</sub>	Input-high current	$V_{IN} = V_{CC}$			2.5	μA
IIL	Input-low current	$V_{IN} = 0 V$			1	μA
R <sub>PD</sub>	Pull-down resistor		1.6	3.0	5.8	MΩ
FLIP					·	
VIH	Input-high voltage		1.4			V
VIL	Input-low voltage				0.4	V
I <sub>IH</sub>	Input-high current	$V_{IN} = V_{CC}$			2.5	μA
IIL	Input-low current	V <sub>IN</sub> = 0 V			1	μA
R <sub>PD</sub>	Pull-down resistor		1.6	3	5.8	MΩ
OEn					·	
VIH	Input-high voltage		1.4			V
VIL	Input-low voltage				0.4	V
I <sub>IH</sub>	Input-high current	V <sub>IN</sub> =V <sub>CC</sub>			0.6	μA
I <sub>IL</sub>	Input-low current	V <sub>IN</sub> =0 V			6	μA
R <sub>PU</sub>	Pull-up resistor		0.6	1.1	2.5	MΩ
I2C_EN					·	
VIH	Input-high voltage		0.85			V <sub>CC</sub>

Copyright © 2018–2019, Texas Instruments Incorporated

# Electrical Characteristics (3 V $\leq$ V<sub>cc</sub> $\leq$ 3.6 V) (continued)

All minimum/maximum specifications are at  $T_A = -40/85$ °C,  $V_{CC} = 3.0$  V/3.6 V, unless otherwise noted. Typical specifications are at  $T_A = 25$ °C,  $V_{CC} = 3.3$  V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IMH</sub>	Upper bound of mid-level input voltage. Higher input may be intepreted as logic HIGH.		0.6			V <sub>CC</sub>
V <sub>IML</sub>	Lower bound of mid-level input voltage. Lower input may be intepreted as logic LOW.				0.4	V <sub>CC</sub>
V <sub>IL</sub>	Input-low voltage				0.15	V <sub>CC</sub>
I <sub>IH</sub>	Input-high current				2.5	μA
I <sub>IM</sub>	Mid-level input current				1.2	μA
IIL	Input-low current				1	μA
R <sub>PD</sub>	Pull-down resistor		1.6	3.0	5.8	MΩ
	ol Pins SCL, SDA	· · · · ·				
V <sub>IH_I2C</sub>	High-level input voltage	I <sup>2</sup> C mode	1.3		V <sub>I2C</sub>	V
V <sub>IL_I2C</sub>	Low-level input voltage	I <sup>2</sup> C mode	0		0.5	V
V <sub>OL_I2C</sub>	Low-level output voltage	$I^2C$ mode; $I_{OL_{12C}} = 3$ mA	0		0.4	V
I <sub>OL I2C</sub>	Low-level output current	$I^{2}C$ mode; $V_{OL_{12C}} = 0.4$ V	6			mA
I <sub>I_I2C</sub>	Input current on SDA pin	0.1*V <sub>I2C</sub> < Input voltage < 3.6 V	-5		5	μA
C <sub>I_I2C</sub>	Input capacitance		0.5		10	pF
C <sub>(I2C_FM_</sub> BUS)	I <sup>2</sup> C bus capacitance for FM (400 kHz)				150	pF
R <sub>(EXT_I2C</sub>	External pull up resistors on both SDA and SCL for FM (400 kHz)	C <sub>(I2C_FM_BUS)</sub> = 150 pF	620	1500	2200	Ω
SBU1, SE	3U2	+ + +				
C <sub>SBU_HS</sub>	Single-ended capacitance at 500MHz looking into SBU pin	V <sub>IN</sub> = 0 V, outputs open, high-speed path enabled	4	11	13	pF
C <sub>SBU_AU</sub> DIO	Single-ended capacitance at 500MHz looking into SBU pin	$V_{IN} = 0 V$ , outputs open, audio path enabled; $T_A = 25^{\circ}C$ ; $V_{CC} = 3.3 V$	8	10	14	pF
C <sub>SBU_OFF</sub>	Single-ended capacitance at 500MHz looking into SBU pin	$V_{IN} = 0 V$ , outputs open, OEn=H; $T_A = 25^{\circ}C$ ; $V_{CC} = 3.3 V$	11	14	17	pF
R <sub>PD</sub>	Pull-down resistor		0.8	1.6	3.3	MΩ
LnA, LnB	, LnC: HIGH-SPEED PATH	+				
V <sub>I_HS</sub>	Single-ended HS input voltage		-0.3		3.6	V
C <sub>HS_ON</sub>	Single-ended capacitance at 500 MHz looking into HS pins	$V_{IN} = 0 V$ , outputs open, high-speed path enabled		8.5	10.5	pF
C <sub>HS_AUDI</sub> 0	Single-ended capacitance at 500 MHz looking into HS pins	$V_{IN} = 0$ V, outputs open, audio path enabled; $T_A = 25^{\circ}$ C; $V_{CC} = 3.3$ V		1.7	2	pF
C <sub>HS_OFF</sub>	Single-ended capacitance at 500 MHz looking into HS pins	$V_{IN} = 0 V$ , outputs open, OEn=H; $T_A = 25^{\circ}$ C; $V_{CC} = 3.3 V$		1.7	2	pF
R <sub>ON_HS</sub>	ON resistance	V <sub>IN</sub> = 0 V, I <sub>O</sub> = -40 mA		4.9	7.1	Ω
∆R <sub>ON_HS</sub>	ON resistance match between pairs of the same channel	$V_{IN} \le 0 \text{ V}, I_{O} = -40 \text{ mA}$			0.5	Ω
R <sub>ON_FLAT</sub> _HS	ON resistance flatness ( $R_{ON\_HS(MAX)}$ - $R_{ON\_HS(MIN)}$ )	$0 \text{ V} \le \text{V}_{\text{IN}} \le 3.6 \text{ V}, \text{ I}_{\text{O}} = -40 \text{ mA}$		1.35		Ω
BW <sub>HS</sub>	-3-dB bandwidth	$\label{eq:RL} \begin{array}{l} R_{L} = 50 \; \Omega, \; V_{IN} = 0 \; V, \; MIC\_GND1 \; pin \\ open, \; MIC\_GND1 \; pin \; open; \; T_{A} = 25^{\circ}C; \\ V_{CC} = 3.3 \; V \end{array}$	460	510	550	MHz
RJ <sub>HS</sub>	Additive random jitter	$R_L$ = 50 Ω, 10 kHz to 20 MHz offset, f = 100 MHz; $T_A$ = 25°C; $V_{CC}$ = 3.3 V		0.012		ps-RMS
MIC_GND	01, MIC_GND2: AUDIO PATH	· · · · · · · · · · · · · · · · · · ·				
V <sub>I_MIC</sub>	MIC input voltage		-0.3		3.6	V



# Electrical Characteristics (3 V $\leq$ V<sub>cc</sub> $\leq$ 3.6 V) (continued)

All minimum/maximum specifications are at  $T_A = -40/85^{\circ}$ C,  $V_{CC} = 3.0$  V/3.6 V, unless otherwise noted. Typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{CC} = 3.3$  V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>AUDIO_O</sub> N	Single-ended capacitance at 500MHz looking into the MIC_GND pins	$V_{IN} = 0 V$ , outputs open, audio path enabled; $T_A = 25^{\circ}C$ ; $V_{CC} = 3.3 V$		9.5	12	pF
C <sub>AUDIO_H</sub> s	Single-ended capacitance at 500MHz looking into the MIC_GND pins	$V_{IN} = 0 V$ , outputs open, high-speed path enabled; $T_A = 25^{\circ}C$ ; $V_{CC} = 3.3 V$		11.5	16	pF
C <sub>AUDIO_O</sub>	Single-ended capacitance at 500MHz looking into the MIC_GND pins	$V_{IN} = 0$ V, outputs open, OEn=H; $T_A = 25^{\circ}$ C; $V_{CC} = 3.3$ V		12.5	14.5	pF
R <sub>ON_AUDI</sub> 0	ON resistance for AUDIO path	$V_{IN} = 0 V, I_{O} = -75 mA$		50	80	mΩ
BW <sub>AUDIO</sub>	-3-dB bandwidth	$R_L$ = 50 $\Omega,  V_IN$ = 0 V; $T_A$ = 25°C; $V_CC$ = 3.3 V	580	630	700	MHz
PSR <sub>217</sub>		$\rm R_L$ = 50 $\Omega,~V_{\rm IN}$ = 3.3 V ± 200 mV_{PP}, f = 217 Hz		-105	-100	dB
$PSR_{1K}$	Power supply rejection	$R_L$ = 50 $\Omega,~V_{IN}$ = 3.3 V ± 200 mV_{PP}, f = 1 kHz		-96	-92	dB
PSR <sub>20K</sub>		$\rm R_L$ = 50 $\Omega,~V_{\rm IN}$ = 3.3 V ± 200 mV_{PP}, f = 20 kHz		-85	-81	dB
THD <sub>200_</sub> міс	Total harmonic distortion	$ \begin{array}{l} {\sf R}_{\sf S}{=}600\Omega,  {\sf R}_{\sf L}{=}600\Omega, \\ {\sf V}_{\sf IN}{=}1.8{\sf V}{\pm}200{\sf m}{\sf V}_{\sf PP},  {\sf f}{=}20{\sf Hz}{\sim}20{\sf kHz};  {\sf T}_{\sf A} \\ {\sf = 25^{\circ}C;  {\sf V}_{\sf CC}} {\sf = 3.3  {\sf V}} \end{array} $		0.006		%
THD <sub>500_</sub> міс	Total harmonic distortion			0.003		%
X <sub>TALK_MI</sub> cgnd	Crosstalk between MIC and AGND	$ \begin{array}{l} V_{IN} = 200 \ mV_{PP}, \ f = 20 \ Hz - 20 \ kHz, \ R_{L} \\ = 50 \ \Omega; \ T_{A} = 25^{\circ}C; \end{array} $		-110	-90	dB
ISO <sub>OFF_</sub> MICGND	OFF isolation	$ \begin{aligned} &V_{IN} = 200 \; mV_{PP},  f = 20 \; Hz - 20 \; kHz,  R_{L} \\ &= 50 \; \Omega;  T_{A} = 25^{\circ}C; \end{aligned} $		-73	-67	dB

# 6.6 Electrical Characteristics (2.4 V $\leq$ V<sub>CC</sub> $\leq$ 5.5 V)

All minimum/maximum specifications are at  $T_A = -40/85^{\circ}$ C,  $V_{CC} = 2.4$  V/5.5 V, unless otherwise noted. Typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{CC} = 3.3$  V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power						
I <sub>CC</sub>	Supply Current	OEn = L, DEVICE_ENABLE = 1		45	75	μA
I <sub>OFF_I2C</sub>	Device Shutdown Current	OEn = L, DEVICE_ENABLE = 0		17	40	μA
	Device Shutdown Current	OEn = 3.6 V		0.05	5.5	μA
OFF_OEN	Device Shutdown Current	OEn = 1.4 V		4	80	μA
SELO, SE	EL1				·	
V <sub>IH</sub>	Input-high voltage		1.4			V
V <sub>IL</sub>	Input-low voltage				0.4	V
I <sub>IH</sub>	Input-high current	$V_{IN} = V_{CC}$			3.5	μA
IIL	Input-low current	V <sub>IN</sub> = 0 V			1	μA
R <sub>PD</sub>	Pull-down resistor		1.6	3.0	5.8	MΩ
FLIP						
V <sub>IH</sub>	Input-high voltage		1.4			V
V <sub>IL</sub>	Input-low voltage				0.4	V
I <sub>IH</sub>	Input-high current	$V_{IN} = V_{CC}$			3.5	μA
IIL	Input-low current	V <sub>IN</sub> = 0 V			1	μA
R <sub>PD</sub>	Pull-down resistor		1.6	3.0	5.8	MΩ
OEn					Ľ	
VIH	Input-high voltage		1.5			V

Copyright © 2018–2019, Texas Instruments Incorporated

# Electrical Characteristics (2.4 V $\leq$ V<sub>cc</sub> $\leq$ 5.5 V) (continued)

All minimum/maximum specifications are at  $T_A = -40/85^{\circ}$ C,  $V_{CC} = 2.4 \text{ V}/5.5 \text{ V}$ , unless otherwise noted. Typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{CC} = 3.3 \text{ V}$ , unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V <sub>IL</sub>	Input-low voltage				0.4	V
I <sub>IH</sub>	Input-high current	V <sub>IN</sub> =V <sub>CC</sub>			1	μA
IIL	Input-low current	V <sub>IN</sub> =0 V			8	μA
R <sub>PU</sub>	Pull-up resistor		0.6	1.1	2.5	MΩ
I2C_EN						
V <sub>IH</sub>	Input-high voltage		0.9			V <sub>CC</sub>
V <sub>IMH</sub>	Upper bound of mid-level input voltage. Higher input may be intepreted as logic HIGH.		0.58			V <sub>CC</sub>
V <sub>IML</sub>	Lower bound of mid-level input voltage. Lower input may be intepreted as logic LOW.				0.42	V <sub>CC</sub>
V <sub>IL</sub>	Input-low voltage				0.14	V <sub>CC</sub>
IIH	Input-high current				3.5	μA
I <sub>IM</sub>	Mid-level input current				1.6	μA
	Input-low current				1	μA
R <sub>PD</sub>	Pull-down resistor		1.6	3.0	5.8	MΩ
	ol Pins SCL, SDA					
V <sub>IH_I2C</sub>	High-level input voltage	I <sup>2</sup> C mode	1.3		V <sub>I2C</sub>	V
VIH_I2C	Low-level input voltage	I <sup>2</sup> C mode	0		0.5	V
VIL_I2C V <sub>OL_I2C</sub>	Low-level input voltage	$I^2C$ mode; $I_{OL \ I2C} = 3$ mA	0		0.3	V
	Low-level output current	$I^{2}C \text{ mode; } V_{OL \ I2C} = 0.4 \text{ V}$	4		0.4	mA
l <sub>OL_I2C</sub>	Input current on SDA pin	$0.1^{+}V_{12C} < \text{Input voltage} < 3.6 V$	-5		5	μΑ
l <sub>I_I2C</sub>	• •	$0.1 \text{ v}_{12C} < \text{mput voltage} < 3.6 \text{ v}$				•
C <sub>I_I2C</sub>	Input capacitance		0.5		10	pF
C <sub>(I2C_FM_</sub> BUS)	I <sup>2</sup> C bus capacitance for FM (400 kHz)				150	pF
R <sub>(EXT_I2C</sub> _FM)	External pull up resistors on both SDA and SCL for FM (400 kHz)	C <sub>(I2C_FM_BUS)</sub> = 150 pF	620	1500	2200	Ω
SBU1, SB	3U2					
C <sub>SBU_HS</sub>	Single-ended capacitance at 500MHz looking into SBU pin	$V_{IN} = 0 V$ , outputs open, high-speed path enabled	4	11	13	pF
C <sub>SBU_AU</sub> DIO	Single-ended capacitance at 500MHz looking into SBU pin	$V_{IN} = 0$ V, outputs open, audio path enabled; $T_A = 25^{\circ}$ C; $V_{CC} = 3.3$ V	8	10	14	pF
C <sub>SBU_OFF</sub>	Single-ended capacitance at 500MHz looking into SBU pin	$V_{\text{IN}}$ = 0 V, outputs open, OEn=H; $T_{\text{A}}$ = 25°C; $V_{\text{CC}}$ = 3.3 V	11	14	17	pF
R <sub>PD</sub>	Pull-down resistor		0.8	1.6	3.3	MΩ
LnA, LnB	, LnC: HIGH-SPEED PATH					
V <sub>I_HS</sub>	Single-ended HS input voltage		-0.3		3.6	V
C <sub>HS_ON</sub>	Single-ended capacitance at 500 MHz looking into HS pins	$V_{IN} = 0 V$ , outputs open, high-speed path enabled		8.5	10.5	pF
C <sub>HS_AUDI</sub> 0	Single-ended capacitance at 500 MHz looking into HS pins	$V_{IN} = 0$ V, outputs open, audio path enabled; $T_A = 25^{\circ}$ C; $V_{CC} = 3.3$ V		1.7	2	pF
C <sub>HS_OFF</sub>	Single-ended capacitance at 500 MHz looking into HS pins	$V_{IN} = 0 \text{ V}$ , outputs open, OEn=H; T <sub>A</sub> = 25°C; V <sub>CC</sub> = 3.3 V		1.7	2	pF
R <sub>ON_HS</sub>	ON resistance	V <sub>IN</sub> = 0 V, I <sub>O</sub> = -40 mA		4.9	7.5	Ω
∆R <sub>ON_HS</sub>	ON resistance match between pairs of the same channel	$V_{IN} \le 0 \text{ V}, I_{O} = -40 \text{ mA}$			0.65	Ω
R <sub>ON_FLAT</sub>	ON resistance flatness ( $R_{ON\_HS(MAX)}$ - $R_{ON\_HS(MIN)}$ )	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq 3.6 \text{ V}, \text{ I}_{\text{O}} = -40 \text{ mA}$		1.35		Ω



# Electrical Characteristics (2.4 V $\leq$ V<sub>cc</sub> $\leq$ 5.5 V) (continued)

All minimum/maximum specifications are at  $T_A = -40/85^{\circ}$ C,  $V_{CC} = 2.4$  V/5.5 V, unless otherwise noted. Typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{CC} = 3.3$  V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BW <sub>HS</sub>	-3-dB bandwidth	$R_L$ = 50 Ω, $V_{IN}$ = 0 V; $T_A$ = 25°C; $V_{CC}$ = 3.3 V	450	510	670	MHz
RJ <sub>HS</sub>	Additive random jitter	R <sub>L</sub> = 50 Ω, 10 kHz to 20 MHz offset, f = 100 MHz; T <sub>A</sub> = 25°C; V <sub>CC</sub> = 3.3 V		0.012		ps-RMS
MIC_GND	01, MIC_GND2: AUDIO PATH					
V <sub>I_MIC</sub>	MIC input voltage		-0.3		3.6	V
C <sub>AUDIO_O</sub> N	Single-ended capacitance at 500MHz looking into the MIC_GND pins	$V_{IN} = 0 V$ , outputs open, audio path enabled; $T_A = 25^{\circ}C$ ; $V_{CC} = 3.3 V$		9.5	12	pF
C <sub>AUDIO_H</sub> s	Single-ended capacitance at 500MHz looking into the MIC_GND pins	$V_{IN} = 0 V$ , outputs open, high-speed path enabled; $T_A = 25^{\circ}C$ ; $V_{CC} = 3.3 V$		11.5	16	pF
C <sub>AUDIO_O</sub>	Single-ended capacitance at 500MHz looking into the MIC_GND pins	$V_{IN}$ = 0 V, outputs open, OEn=H; T <sub>A</sub> = 25°C; V <sub>CC</sub> = 3.3 V		12.5	14.5	pF
R <sub>ON_AUDI</sub> o	ON resistance for AUDIO path	V <sub>IN</sub> = 0 V, I <sub>O</sub> = -75 mA		50	80	mΩ
BW <sub>AUDIO</sub>	-3-dB bandwidth	$R_{L}$ = 50 $\Omega,  V_{IN}$ = 0 V; $T_{A}$ = 25°C; $V_{CC}$ = 3.3 V	580	630	720	MHz
PSR <sub>217</sub>		$\rm R_L$ = 50 $\Omega,~V_{\rm IN}$ = 3.3 V ± 200 mV_{PP}, f = 217 Hz		-105	-96	dB
$PSR_{1K}$	Power supply rejection	$R_L$ = 50 $\Omega,~V_{IN}$ = 3.3 V $\pm$ 200 mV_{PP}, f = 1 kHz		-96	-90	dB
PSR <sub>20K</sub>		$\rm R_L$ = 50 $\Omega,~V_{\rm IN}$ = 3.3 V ± 200 mV_{PP}, f = 20 kHz		-85	-81	dB
THD <sub>200_</sub> міс	Total harmonic distortion	$ \begin{array}{l} {\sf R}_{\sf S}{=}600\Omega,  {\sf R}_{\sf L}{=}600\Omega, \\ {\sf V}_{\sf IN}{=}1.8{\sf V}{\pm}200{\sf m}{\sf V}_{\sf PP},  {\sf f}{=}20{\sf H}_{\sf Z}{\sim}20{\sf kHz};  {\sf T}_{\sf A} \\ {=}~25^{\circ}{\rm C};  {\sf V}_{\rm CC}{=}~3.3   {\sf V} \end{array} $		0.006		%
THD <sub>500_</sub> міс	Total harmonic distortion	$ \begin{array}{l} {\sf R}_{\sf S}{=}600\Omega,  {\sf R}_{\sf L}{=}600\Omega, \\ {\sf V}_{\sf IN}{=}1.8{\sf V}{\pm}500{\sf m}{\sf V}_{\sf PP},  {\sf f}{=}20{\sf Hz}{\sim}20{\sf kHz};  {\sf T}_{\sf A} \\ {=}~25^{\circ}{\rm C};  {\sf V}_{\sf CC}{=}~3.3  {\sf V} \end{array} $		0.003		%
X <sub>TALK_MI</sub> cgnd	Crosstalk between MIC and AGND			-110	-90	dB
ISO <sub>OFF_</sub>	OFF isolation			-73	-67	dB

# 6.7 Switching Characteristics (2.4 V $\leq$ V<sub>cc</sub> $\leq$ 5.5 V)

All minimum/maximum specifications are at  $T_A = -40/85^{\circ}$ C,  $V_{CC} = 2.4$  V/5.5 V, unless otherwise noted. Typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{CC} = 3.3$  V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
I2C					
f <sub>SCL</sub>	I2C clock frequency			400	kHz
t <sub>BUF</sub>	Bus free time between START and STOP conditions		1.3		μs
t <sub>HDSTA</sub>	Hold time after repeated START condition. After this period, the first clock pulse is generated		0.6		μs
t <sub>LOW</sub>	Low period of the I2C clock		1.3		μs
t <sub>HIGH</sub>	High period of the I2C clock		0.6		μs
t <sub>SUSTA</sub>	Setup time for a repeated START condition		0.6		μs
t <sub>HDDAT</sub>	Data hold time		0		μs
t <sub>SUDAT</sub>	Data setup time		150		ns
t <sub>R</sub>	Rise time of both SDA and SCL signals			300	ns

# Switching Characteristics (2.4 V $\leq$ V<sub>cc</sub> $\leq$ 5.5 V) (continued)

All minimum/maximum specifications are at  $T_A = -40/85^{\circ}$ C,  $V_{CC} = 2.4$  V/5.5 V, unless otherwise noted. Typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{CC} = 3.3$  V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>F</sub>	Fall time of both SDA and SCL signals		20 × (V <sub>I2C</sub> /5.5 V)		300	ns
t <sub>SUSTO</sub>	Setup time for STOP condition		0.6			μs

# 6.8 Timing Requirements (3 V $\leq$ V<sub>cc</sub> $\leq$ 3.6 V)

All minimum/maximum specifications are at  $T_A = -40/85^{\circ}$ C,  $V_{CC} = 3.0$  V/3.6 V, unless otherwise noted. Typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{CC} = 3.3$  V, unless otherwise noted.

		TEST CONDITIONS	MIN	NOM	МАХ	UNIT
t <sub>ON_MICG</sub> ND	Switch ON time for MIC/AGND path	V <sub>PU</sub> =1.8V, R <sub>PU</sub> =2100Ω, C <sub>L</sub> =50pF			10	μs
t <sub>OFF_MICG</sub> ND	Switch OFF time for MIC/AGND path	$V_{PU}$ =1.8V, R <sub>PU</sub> =2100 $\Omega$ , C <sub>L</sub> =50pF			5	μs
t <sub>ON_HS</sub>	Switch ON time for high-speed path	$R_{S}$ =50 $\Omega$ , $R_{L}$ =50 $\Omega$			1.1	μs
t <sub>OFF_HS</sub>	Switch OFF time for high-speed path	$R_S=50\Omega$ , $R_L=50\Omega$			725	ns
t <sub>BBM</sub>	Break before make off time for MIC/AGND path	V <sub>PU</sub> =1.8V, R <sub>PU</sub> =2100Ω, R <sub>L</sub> =50Ω, C <sub>L</sub> =50pF	1300			ns
t <sub>FLIP</sub>	Response time for the FLIP pin	$R_S=50\Omega, R_L=50\Omega$			1	μs
t <sub>DEV_ENA</sub> BLE	Device enable time from OEn = L to device ready	OEn=L			350	μs
t <sub>DEV_DISA</sub> BLE	Device disable time from OEn = H to device shutdown	OEn=H			175	ns
t <sub>D_PG</sub>	$V_{\text{CC (MIN)}}$ to Internal Power Good asserted high (Refer to Figure 1)	OEn=L			250	μs
t <sub>CFG_DB</sub>	Debounce time for SEL[1:0] and I2C_EN configuration pins (Refer to Figure 1)	OEn=L	150			ns
t <sub>VCC_RAM</sub> P	$V_{CC}$ power supply (0 – 100%) ramp time requirement (Refer to Figure 1)		0.1		100	ms

# 6.9 Timing Requirements (2.4 V $\leq$ V<sub>cc</sub> $\leq$ 5.5 V)

All minimum/maximum specifications are at  $T_A = -40/85^{\circ}$ C,  $V_{CC} = 2.4$  V/5.5 V, unless otherwise noted. Typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{CC} = 3.3$  V, unless otherwise noted.

		TEST CONDITIONS	MIN	NOM	МАХ	UNIT
t <sub>ON_MICG</sub> ND	Switch ON time for MIC/AGND path	$V_{PU}$ =1.8V, R <sub>PU</sub> =2100 $\Omega$ , C <sub>L</sub> =50pF			12	μs
t <sub>OFF_MICG</sub> ND	Switch OFF time for MIC/AGND path	$V_{PU}$ =1.8V, R <sub>PU</sub> =2100 $\Omega$ , C <sub>L</sub> =50pF			6	μs
t <sub>ON_HS</sub>	Switch ON time for high-speed path	$R_{S}$ =50 $\Omega$ , $R_{L}$ =50 $\Omega$			1.2	μs
t <sub>OFF_HS</sub>	Switch OFF time for high-speed path	$R_{S}$ =50 $\Omega$ , $R_{L}$ =50 $\Omega$			780	ns
t <sub>BBM</sub>	Break before make off time for MIC/AGND path	V <sub>PU</sub> =1.8V, R <sub>PU</sub> =2100Ω, R <sub>L</sub> =50Ω, C <sub>L</sub> =50pF	1300			ns
t <sub>FLIP</sub>	Response time for the FLIP pin	$R_S=50\Omega, R_L=50\Omega$			1.1	μs
t <sub>DEV_ENA</sub> BLE	Device enable time from OEn = L to device ready	OEn=L			450	μs



# Timing Requirements (2.4 V $\leq$ V<sub>cc</sub> $\leq$ 5.5 V) (continued)

All minimum/maximum specifications are at  $T_A = -40/85^{\circ}$ C,  $V_{CC} = 2.4$  V/5.5 V, unless otherwise noted. Typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{CC} = 3.3$  V, unless otherwise noted.

		TEST CONDITIONS	MIN	NOM	МАХ	UNIT
t <sub>DEV_DISA</sub> BLE	Device disable time from OEn = H to device shutdown	OEn=H			200	ns
t <sub>D_PG</sub>	$V_{\text{CC (MIN)}}$ to Internal Power Good asserted high (Refer to Figure 1)	OEn=L			250	μs
t <sub>CFG_DB</sub>	Debounce time for SEL[1:0] and I2C_EN configuration pins (Refer to Figure 1)	OEn=L	140			ns
t <sub>VCC_RAM</sub> P	$V_{CC}$ power supply (0 – 100%) ramp time requirement (Refer to Figure 1)		0.1		100	ms



SLLSF73C-FEBRUARY 2018-REVISED SEPTEMBER 2019

www.ti.com

# 6.10 Timing Diagrams







Figure 2. I<sup>2</sup>C Timing Diagram Definitions



### 6.11 Typical Characteristics





# 7 Parameter Measurement Information



Figure 7. ON-State Resistance for the Analog Audio GND (RON AGND)





Parameter Measurement Information (continued)



TEXAS INSTRUMENTS

www.ti.com





Figure 9. ON-State and OFF-State Output Capacitance for High-Speed Data Paths (C<sub>ON\_HS</sub>, C<sub>OFF\_HS</sub>)





Parameter Measurement Information (continued)

Figure 10. Power Supply Rejection (PSR)



# Parameter Measurement Information (continued)

Figure 11. Total Harmonic Distortion (THD)

Texas

www.ti.com







Figure 12. Crosstalk Between MIC and AGND (XTALK<sub>MICGND</sub>)

TEXAS INSTRUMENTS

www.ti.com



Figure 13. OFF Isolation (ISO<sub>OFF\_MICGND</sub>)







TEXAS INSTRUMENTS

www.ti.com











Figure 16. Break-Before-Make Time (t<sub>BBM</sub>)



# 8 Detailed Description

#### 8.1 Overview

The TS3USBCA4 is a passive 4:1 (TS3USBCA420) and 3:1 (TS3USBCA410) MUX. It supports differential or single-ended signals on the SBU1/SBU2 terminals of a USB Type-C connected to different interfaces. The signals can be DisplayPort auxiliary (AUX), analog audio MIC and AGND, PCIe differential clock, or any other supported generic differential or single-ended signals.

The audio path features ultra-low ON-state resistance ( $R_{ON}$ ), low crosstalk and excellent total harmonic distortion (THD). The break-before-make feature prevents signal distortion during signal transfer from one channel to another. The high-speed paths support bandwidth as high as 500 MHz to provide adequate support for DisplayPort AUX, PCIe clock, and other similar signals. Together with low power consumption, these features make this device suitable for portable audio applications.

The TS3USBCA4 supports operation from a wide  $V_{CC}$  range between 2.4 V and 5.5 V, which gives the system designer the flexibility of powering the device from various sources, such as a regulator, a single-cell battery, or VBUS. The TS3USBCA4 provides options for both commercial and industrial temperature ranges.

#### 8.2 Functional Block Diagram



Figure 17. Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Analog Audio Path

The TS3USBCA4 supports analog audio switching between the SBU1 and SBU2 pins on one side of the switch. It supports the MIC\_GND1 and MIC\_GND2 pins on the other side of the switch. This audio path has an ultra-low ON resistance and low total harmonic distortion for better audio performance.

The MIC and AGND paths are identical by design, with both providing ultra-low R<sub>ON</sub>. The audio path does not support flipping MIC and AGND. The audio codec should provide this function.

#### 8.3.2 High-Speed Paths

The TS3USBCA4 supports three (TS3USBCA420) or two (TS3USBCA410) high-speed paths between the SBU1 and SBU2 pins on one side of the switch. The LnAp/LnAn, LnBp/LnBn or LnCp/LnCn pins on the other side of the switch. The high-speed paths are identical by design. All high-speed paths have a 500-MHz bandwidth, a low ON-state resistance, and low additive random jitter for signal integrity. For different USB Type-C plug orientations, the polarity of each high-speed lane can be flipped through the I<sup>2</sup>C interface in TS3USBCA420, or though either the I<sup>2</sup>C interface or pin control in TS3USBCA410.

#### 8.3.3 3-level Input

The 3-level input pin I2C\_EN is used to enable the I<sup>2</sup>C interface and to choose between two I<sup>2</sup>C slave addresses to avoid address conflict. The settings for the three levels are shown in Table 1.

Level	I2C_EN Pin Settings	Configuration Mode
L	L Tied directly to GND or left floating Pin-configuration mode	
М	Tied directly to $V_{CC}/2$	I <sup>2</sup> C-configuration mode with ADDR0
Н	Tied directly to V <sub>CC</sub>	I <sup>2</sup> C-configuration mode with ADDR1

#### **Table 1. 3-Level Control Pin Settings**

**TS3USBCA4** 

SLLSF73C - FEBRUARY 2018-REVISED SEPTEMBER 2019



#### **TS3USBCA4**

SLLSF73C - FEBRUARY 2018 - REVISED SEPTEMBER 2019

#### 8.4 Device Functional Modes

Switch selection and flipping can be controlled either through the I<sup>2</sup>C interface in I<sup>2</sup>C-configuration mode or through the control pins (SEL0, SEL1, and FLIP when applicable) in pin-configuration mode, according to Table 1. Table 2 and Table 3 show the configuration truth table for TS3USBCA420 and TS3USBCA410, respectively. Note in TS3USBCA420 the flipping capability is available only in I<sup>2</sup>C-configuration mode.

{SWSEL[1:0], FLIPSEL} (I <sup>2</sup> C-Configuration Mode)	{SEL1, SEL0} (Pin-Configuration Mode)	Input Pin	Output Pin
000	LL	SBU1	LnBp
000	LL	SBU2	LnBn
001		SBU1	LnBn
001		SBU2	LnBp
010	LH	SBU1	MIC_GND1/Ln1
010	LN	SBU2	MIC_GND2/Ln2
011		SBU1	MIC_GND1/Ln1
011		SBU2	MIC_GND2/Ln2
100	HL	SBU1	LnCp
100	ΠL	SBU2	LnCn
101		SBU1	LnCp
101		SBU2	LnCn
110	НН	SBU1	LnAp
110		SBU2	LnAn
111		SBU1	LnAn
		SBU2	LnAp

# Table 2. TS3USBCA420 Switch Configuration Truth Table<sup>(1)</sup>

(1) For normal operation, drive OEn low (and in I<sup>2</sup>C mode set DEVICE\_ENABLE = 1'b1). Driving the OEn pin high (or in I<sup>2</sup>C mode setting DEVICE\_ENABLE = 1'b0) disables the switch. Note: The ports which are not selected by the control lines are in high impedance state

#### Table 3. TS3USBCA410 Switch Configuration Truth Table<sup>(1)</sup>

{SWSEL[1:0], FLIPSEL} (I <sup>2</sup> C-Configuration Mode)	{SEL1, SEL0, FLIP} (Pin-Configuration Mode)	Input Pin	Output Pin
222		SBU1	LnBp
000	LLL	SBU2	LnBn
001		SBU1	LnBn
001	LLH	SBU2	LnBp
010		SBU1	MIC_GND1/Ln1
010	LHL	SBU2	MIC_GND2/Ln2
044	LHH	SBU1	MIC_GND1/Ln1
011		SBU2	MIC_GND2/Ln2
100		SBU1	
100	HLL	SBU2	
101		SBU1	
101	HLH	SBU2	
440		SBU1	LnAp
110	HHL	SBU2	LnAn
111		SBU1	LnAn
111	HHH	SBU2	LnAp

(1) For normal operation, drive OEn low (and in I<sup>2</sup>C mode set DEVICE\_ENABLE = 1'b1). Driving the OEn pin high (or in I<sup>2</sup>C mode setting DEVICE\_ENABLE = 1'b0) disables the switch. Note: The ports which are not selected by the control lines are in high impedance state



In addition to switch control, the I<sup>2</sup>C-configuration mode also allows enabling and disabling the device through the *DEVICE\_ENABLE* register. Table 4 shows the details.

OEn	DEVICE_ENABLE	Device Behavior
L	0	Device is shut down with $I_{OFF\_I2C}$ . On-chip bandgap and IO buffers are still on. $I^2C$ is functional.
L	1	Normal operation.
Н	Х	Device is under reset with I <sub>OFF_OEN</sub> . On-chip bandgap and IO buffers are off. I <sup>2</sup> C is not functional.

#### Table 4. TS3USBCA4 Enable/Disable Truth Table



### 8.5 Programming

The TS3USBCA4 can be controlled using I<sup>2</sup>C. The SCL and SDA terminals are used for I<sup>2</sup>C clock and I<sup>2</sup>C data respectively.

ADDR	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)
ADDR0	1	0	1	1	1	0	0	0/1
ADDR1	1	0	1	1	1	0	1	0/1

#### Table 5. TS3USBCA4 I<sup>2</sup>C Slave Address

The following procedure should be followed to write to TS3USBCA4 I<sup>2</sup>C registers:

- 1. The master initiates a write operation by generating a start condition (S), followed by the TS3USBCA4 7-bit address and a zero-value "W/R" bit to indicate a write cycle
- 2. The TS3USBCA4 acknowledges the address cycle.
- 3. The master presents the sub-address (I<sup>2</sup>C register within TS3USBCA4) to be written, consisting of one byte of data, MSB-first.
- 4. The TS3USBCA4 acknowledges the sub-address cycle.
- 5. The master presents the first byte of data to be written to the  $I^2C$  register.
- 6. The TS3USBCA4 acknowledges the byte transfer.
- 7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the TS3USBCA4.
- 8. The master terminates the write operation by generating a stop condition (P).

The following procedure should be followed to read the TS3USBCA4 I<sup>2</sup>C registers:

- 1. The master initiates a read operation by generating a start condition (S), followed by the TS3USBCA4 7-bit address and a one-value "W/R" bit to indicate a read cycle
- 2. The TS3USBCA4 acknowledges the address cycle.
- The TS3USBCA4 transmit the contents of the memory registers MSB-first starting at register 00h or last read sub-address+1. If a write to the I<sup>2</sup>C.register occurred prior to the read, then the TS3USBCA4 shall start at the sub-address specified in the write.
- 4. The TS3USBCA4 shall wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I<sup>2</sup>C master acknowledges reception of each data byte transfer.
- 5. If an ACK is received, the TS3USBCA4 transmits the next byte of data.
- 6. The master terminates the read operation by generating a stop condition (P).

The following procedure should be followed for setting a starting sub-address for I<sup>2</sup>C reads:

- 1. The master initiates a write operation by generating a start condition (S), followed by the TS3USBCA4 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
- 2. The TS3USBCA4 acknowledges the address cycle.
- 3. The master presents the sub-address (I<sup>2</sup>C register within TS3USBCA4) to be written, consisting of one byte of data, MSB-first.
- 4. The TS3USBCA4 acknowledges the sub-address cycle.
- 5. The master terminates the write operation by generating a stop condition (P).

#### NOTE

Upon reset, the TS3USBCA4 sub-address is always set to 0x00. The TS3USBCA4 increments the sub-address by one after each successful read or write transaction, so that the next read transaction that does not explicitly specify the sub-address will start from the next register.

#### 8.6 Register Maps

#### 8.6.1 TS3USBCA4 Registers

Table 6 lists the memory-mapped registers for the TS3USBCA4 registers. All register offset addresses not listed in Table 6 should be considered as reserved locations and the register contents should not be modified.

Offset	Acronym	Register Name	Section						
9h	Revision_ID	Revsion ID	Go						
Ah	General_1	Enable and FLIPSEL control	Go						
Bh	General_2	SWSEL control	Go						

#### Table 6. TS3USBCA4 Registers

Complex bit access types are encoded to fit into small table cells. Table 7 shows the codes that are used for access types in this section.

		<i>,</i> ,
Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default	Value	
-n		Value after reset or the default value

### Table 7. TS3USBCA4 Access Type Codes

#### 8.6.1.1 Revision\_ID Register (Offset = 9h) [reset = 0h]

Revision\_ID is shown in Figure 18 and described in Table 8. Return to Summary Table.

#### Figure 18. Revision\_ID Register

7	6	5	4	3	2	1	0		
	RESE	RVED		REVISION_ID					
	R-	0h			R-	0h			

#### Table 8. Revision\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-0	REVISION_ID	R	0h	Silicon revision.

#### 8.6.1.2 General\_1 Register (Offset = Ah) [reset = 0h]

General\_1 is shown in Figure 19 and described in Table 9. Return to Summary Table.

#### Figure 19. General\_1 Register

7	6	5	4	3	2	1	0		
	RESERVED								
		R-(	Dh			R/W-0h	R/W-0h		

# NSTRUMENTS www.ti.com

EXAS

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	DEVICE_ENABLE	R/W	0h	Controls the switch enable. 0h = Disabled
				1h = Enabled
0	FLIPSEL	R/W	0h	Controls the USB-C orientation.
				0h = Normal Orientation
				1h = Flip orientation.

#### Table 9. General\_1 Register Field Descriptions

# 8.6.1.3 General\_2 Register (Offset = Bh) [reset = 0h]

General\_2 is shown in Figure 20 and described in Table 10.

Return to Summary Table.

#### Figure 20. General\_2 Register

7	6	5	4	3	2	1	0	
	RESERVED							
			R/V	V-0h				

### Table 10. General\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R	0h	Reserved
1-0	SWSEL	R/W	Oh	This field along with FLIPSEL controls the SBU switch connections. 0h = SBU to LnB 1h = SBU to MICGND 2h = SBU to LnC 3h = SBU to LnA



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SBU1 and SBU2 pins of a USB type-C connector can be re-purposed in different applications. Examples include DisplayPort AUX, analog audio MIC and AGND, and debug signals. The TS3USBCA4 is controlled by a micro-processor (that is, an application processor in a smartphone) that routes SBU1 and SBU2 to the desired destination, such as a DisplayPort source or sink, an audio codec, or a processor. The TS3USBCA4 provides cross-switch capability for different USB type-C plug orientations.

### 9.2 Typical Application

Figure 21 shows the typical application of TS3USBCA420 in I<sup>2</sup>C-configuration mode from a 3.3-V supply. The I<sup>2</sup>C slave address is set to ADDR1.  $V_{IO \ uP}$  is the supply for the micro-processor IOs.



Figure 21. Application of TS3USBCA420 in I<sup>2</sup>C-Configuration Mode

Figure 22 shows the typical application of TS3USBCA420 in pin-configuration mode from VBUS.  $V_{IO_uP}$  is the supply for the micro-processor IOs.

TEXAS INSTRUMENTS

www.ti.com

# **Typical Application (continued)**



#### Figure 22. Application of TS3USBCA420 in Pin-Configuration Mode

Figure 21 shows the typical application of TS3USBCA410 in I<sup>2</sup>C-configuration mode from  $V_{BAT}$ . The I<sup>2</sup>C slave address is set to ADDR0.  $V_{IO \ uP}$  is the supply for the micro-processor IOs.



Copyright © 2018, Texas Instruments Incorporated

### Figure 23. Application of TS3USBCA410 in I<sup>2</sup>C-Configuration Mode

Figure 22 shows the typical application of TS3USBCA410 in pin-configuration mode from VBUS.  $V_{IO_uP}$  is the supply for the micro-processor IOs.



### **Typical Application (continued)**



Figure 24. Application of TS3USBCA410 in Pin-Configuration Mode

#### 9.2.1 Design Requirements

Design requirements of USB type-C and other relevant standards (DisplayPort, analog audio, etc.) must be followed.

#### 9.2.2 Detailed Design Procedure

The design procedure starts with the choice of supply. TS3USBCA4 wide supply range from 2.4 V to 5.5 V gives the designer flexibility when selecting a supply. Examples include, but are not limited to, a single-cell battery, a 3.3-V regulator, or VBUS. The designer must account for the parametric variation of TS3USBCA4 with supply range, the supply range of other components in the system, the IO voltage levels of companion devices, and cost. For example, a regulated 3.3-V V<sub>CC</sub> has the advantage of smaller variation of TS3USBCA4 performance compared to a single-cell batter between 2.7 V and 4.3 V. This regulator may add to the system cost and board area.

The next step in the design procedure is to choose between  $I^2C$ - and pin-configuration mode. The  $I^2C$ -configuration mode is preferred because it reduces the number of IOs needed from the micro-processor. Note that in TS3USBCA420 the flip functionality is only available in the  $I^2C$ -configuration mode. The designer can choose from two  $I^2C$  slave addresses through pin-strapping of I2C\_EN to avoid address conflict. The IOs of TS3USBCA4 have well-controlled V<sub>IH</sub> and V<sub>IL</sub> and are supposed to work with a wide range of IO voltage levels of the micro-processor. However, the designer needs to check the compatibility of the IOs between the micro-processor and TS3USBCA4, and insert level translators when necessary.

In I<sup>2</sup>C-configuration mode, when it is necessary to set I2C\_EN to the middle level to avoid slave address conflict, it is desirable to use as high a resistor value as possible for the resistor divider to minimize the static current through the resistor divider. However, the designer needs to take into account the resistor tolerance and the effect of the on-chip pull-down resistor to ensure a satisfactory voltage margin for  $V_{IM}$  of the I2C\_EN pin.

It should be noted that the bandwidth of the high-speed lanes is defined with the audio channel open. Due to the low  $R_{ON}$  of the audio channel, big parasitic capacitance exists between the audio output port and the SBU port. The load (capacitive and/or resistive) at the audio output port may significantly impact the bandwidth of the high-speed lanes. If bandwidth is importance, the audio channel is preferred. If certain high-speed signals have to go through the high-speed lanes, care should be taken to minimize the load at the audio output port, including the traces.

Copyright © 2018–2019, Texas Instruments Incorporated

NSTRUMENTS

ÈXAS

# **Typical Application (continued)**

#### 9.2.3 Application Curves



Figure 25. Max Current vs Contact Resistance

# **10 Power Supply Recommendations**

The TS3USBCA4 is designed to operate from a V<sub>CC</sub> range between 2.4 V and 5.5 V. The supply is recommended to be decoupled to ground via two de-coupling capacitors of 0.1  $\mu$ F and 1  $\mu$ F placed as close as possible to the TS3USBCA4. To ensure a POR trip during a power-down and power-on event the power supply should follow the minimum and maximum V<sub>CC</sub> rise and fall times specified in the electrical specifications section.



# 11 Layout

### 11.1 Layout Guidelines

- The V<sub>CC</sub> pin must have de-coupling capacitors placed as closely to the device as possible. Typically recommended capacitors are a 0.1- $\mu$ F and a 1- $\mu$ F capacitor.
- The total resistance from SBU1 and SBU2 pins of the type-C connector to the MIC\_GND1 and MIC\_GND2 pins of the audio codec should be kept low to avoid degrading the crosstalk performance.
- Route the I<sup>2</sup>C and digital signals away from the audio signals to prevent coupling onto the audio lines.

### 11.2 Layout Example

Figure 26 shows a layout example of TS3USBCA420.



Figure 26. Layout Example

#### TEXAS INSTRUMENTS

<u>www.ti.</u>com

# **12 Device and Documentation Support**

# 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 12.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 12.3 Trademarks

E2E is a trademark of Texas Instruments. USB Type-C is a trademark of USB Implementers Forum.

### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
			-		-	.,	(6)	(-)			
TS3USBCA410IRSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	410	Samples
TS3USBCA410IRSVT	ACTIVE	UQFN	RSV	16	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	410	Samples
TS3USBCA410RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	0 to 70	410	Samples
TS3USBCA410RSVT	ACTIVE	UQFN	RSV	16	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	0 to 70	410	Samples
TS3USBCA420IRSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	420	Samples
TS3USBCA420IRSVT	ACTIVE	UQFN	RSV	16	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	420	Samples
TS3USBCA420RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	0 to 70	420	Samples
TS3USBCA420RSVT	ACTIVE	UQFN	RSV	16	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	0 to 70	420	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USBCA410IRSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1
TS3USBCA410IRSVT	UQFN	RSV	16	250	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1
TS3USBCA410RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1
TS3USBCA410RSVT	UQFN	RSV	16	250	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1
TS3USBCA420IRSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1
TS3USBCA420IRSVT	UQFN	RSV	16	250	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1
TS3USBCA420RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1
TS3USBCA420RSVT	UQFN	RSV	16	250	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

15-Aug-2019



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USBCA410IRSVR	UQFN	RSV	16	3000	189.0	185.0	36.0
TS3USBCA410IRSVT	UQFN	RSV	16	250	189.0	185.0	36.0
TS3USBCA410RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0
TS3USBCA410RSVT	UQFN	RSV	16	250	189.0	185.0	36.0
TS3USBCA420IRSVR	UQFN	RSV	16	3000	189.0	185.0	36.0
TS3USBCA420IRSVT	UQFN	RSV	16	250	189.0	185.0	36.0
TS3USBCA420RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0
TS3USBCA420RSVT	UQFN	RSV	16	250	189.0	185.0	36.0

# **RSV0016A**



# **PACKAGE OUTLINE**

# UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



#### NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.



# **RSV0016A**

# **EXAMPLE BOARD LAYOUT**

# UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



# **RSV0016A**

# **EXAMPLE STENCIL DESIGN**

# UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated