

### ر الحطاقة semiconductor

Data Sheet: Technical Data

Document Number: MC9S08FL16 Rev. 4, 5/2015

## MC9S08FL16 Series

Covers: MC9S08FL16 and MC9S08FL8

### Features:

### 8-Bit S08 Central Processor Unit (CPU)

- Up to 20 MHz CPU at 4.5 V to 5.5 V across temperature range of –40 °C to 85 °C
- · HC08 instruction set with added BGND instruction
- · Support for up to 32 interrupt/reset sources

### **On-Chip Memory**

- Up to 16 KB flash read/program/erase over full operating voltage and temperature
- Up to 1024-byte random-access memory (RAM)
- Security circuitry to prevent unauthorized access to RAM and flash contents

### **Power-Saving Modes**

- Two low power stop modes; reduced power wait mode
- Allows clocks to remain enabled to specific peripherals in stop3 mode

### **Clock Source Options**

- Oscillator (XOSC) Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 39.0625 kHz or 1 MHz to 16 MHz
- Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports bus frequencies up to 10 MHz

### System Protection

- Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
- Low-voltage detectionwith reset or interrupt; selectable trip points
- · Illegal opcode detection with reset





MC9S08FL16

32-Pin SDIP 1376-02

**CHOS** 

- · Illegal address detection with reset
- Flash block protection

### **Development Support**

- Single-wire background debug interface
- Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints).
- On-chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes.

### Peripherals

- **IPC** Interrupt priority controller to provide hardware based nested interrupt mechanism
- ADC 12-channel, 8-bit resolution; 2.5 μs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop; optional hardware trigger; fully functional from 4.5 V to 5.5 V
- **TPM** One 4-channel and one 2-channel timer/pulse-width modulators (TPM) modules; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
- MTIM16 One 16-bit modulo timer with optional prescaler
- SCI One serial communications interface module with optional 13-bit break; LIN extensions

### Input/Output

30 GPIOs including 1 output-only pin and 1 input-only pin

### Package Options

- 32-pin SDIP
- 32-pin LQFP

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2009-2015. All rights reserved.





# **Table of Contents**

1	MCL	J Block Diagram
2	Syst	em Clock Distribution4
3	Pin /	Assignments5
4	Merr	nory Map
5	Elec	trical Characteristics9
	5.1	Introduction
	5.2	Parameter Classification
	5.3	Absolute Maximum Ratings
	5.4	Thermal Characteristics
	5.5	ESD Protection and Latch-Up Immunity 11
	5.6	DC Characteristics
	5.7	Supply Current Characteristics
	5.8	External Oscillator (XOSC) and ICS

	5.9	Characteristics
		5.9.1 Control Timing
		5.9.2 TPM Module Timing
	5.10	ADC Characteristics
	5.11	Flash Specifications
	5.12	EMC Performance
		5.12.1 Radiated Emissions 27
6	Orde	ring Information
7	Pack	age Information
	7.1	Mechanical Drawings

# **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
1	March 18, 2009	Initial public release.
2	July 20, 2009	Updated Section 5.12, "EMC Performance." and corrected Figure 1 and Table 1. Corrected default trim value to 31.25 kHz.
3	Nov. 29, 2010	Updated Table 7.
4	May, 2015	Corrected pin 12 of the Figure 3.

# **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com

#### Reference Manual (MC9S08FL16RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.



## 1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of MC9S08FL16 series MCU.



Figure 1. MC9S08FL16 Series Block Diagram



System Clock Distribution

# 2 System Clock Distribution

MC9S08FL16 series use ICS module as clock sources. The ICS module can use internal or external clock source as reference to provide up to 20 MHz CPU clock. The output of ICS module includes,

- OSCOUT XOSC output provides external reference clock to ADC.
- ICSFFCLK ICS fixed frequency clock reference (around 32.768 kHz) provides double of the fixed lock signal to TPMs and MTIM16.
- ICSOUT ICS CPU clock provides double of the bus clock which is basic clock reference of peripherals.
- ICSLCLK Alternate BDC clock provides debug signal to BDC module.

The TCLK pin is an extra external clock source. When TCLK is enabled, it can provide alternate clock source to TPMs and MTIM16. The on-chip 1 kHz clock provides clock source of COP module.



Figure 2. System Clock Distribution Diagram



# 3 Pin Assignments

This section shows the pin assignments for the MC9S08FL16 series devices.



Figure 3. MC9S08FL16 Series 32-Pin SDIP Package



#### **Pin Assignments**





Pin Number				< Lowest	Pric	ority> Hi	ghest		
32-SDIP	32-LQFP	Port Pin	I/O	Alt 1	I/O	Alt 2	I/O	Alt 3	I/O
1	29	PTC5	I/O						
2	30	PTC4	I/O						
3	31	PTA5	Ι	IRQ	Ι	TCLK	Ι	RESET	I
4	32	PTD2	I/O			TPM1CH2	I/O		
5	1	PTA4	0			BKGD	Ι	MS	I
6	2	PTD0	I/O						
7	3	PTD1	I/O						
8	4							V <sub>DD</sub>	I
9	5							$V_{SS}$	Ι
10	6	PTB7	I/O	EXTAL	I				
11	7	PTB6	I/O	XTAL	0				
12	8	PTB5	I/O			TPM1CH1	I/O		
13	9	PTD3	I/O			TPM1CH3	I/O		
14	10	PTB4	I/O			TPM1CH0	I/O		
15	11	PTC3	I/O			ADP11	Ι		

Table 1. Pin Availability by Package Pin-Count

MC9S08FL16 Series Data Sheet, Rev. 4



Pin Number				< Lowest	Pric	ority> Hi	ghest		
32-SDIP	32-LQFP	Port Pin	I/O	Alt 1	I/O	Alt 2	I/O	Alt 3	I/O
16	12	PTC2	I/O			ADP10	Ι		
17	13	PTC1	I/O			ADP9	Ι		
18	14	PTC0	I/O			ADP8	Ι		
19	15	PTB3	I/O			ADP7	Ι		
20	16	PTD4	I/O						
21	17	PTB2	I/O			ADP6	Ι		
22	18	PTB1	I/O			TxD	I/O	ADP5	Ι
23	19	PTB0	I/O			RxD	Ι	ADP4	Ι
24	20	PTA7	I/O			TPM2CH1	I/O		
25	21	PTA6	I/O			TPM2CH0	I/O		
26	22	PTA3	I/O			ADP3	Ι		
27	23	PTA2	I/O			ADP2	Ι		
28	24	PTA1	I/O			ADP1	Ι		
29	25	PTD5	I/O						
30	26	PTA0	I/O			ADP0	Ι		
31	27	PTC7	I/O						
32	28	PTC6	I/O						

### NOTE

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear out any associated flags before interrupts are enabled. Table 1 illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.



Memory Map

# 4 Memory Map

Figure 5 shows the memory map for the MC9S08FL16 series. On-chip memory in the MC9S08FL16 series of MCUs consists of RAM, flash program memory for nonvolatile data storage, plus I/O and control/status registers. The registers are divided into two groups:

- Direct-page registers (0x0000 through 0x003F)
- High-page registers (0x1800 through 0x187F)



MC9S08FL16 Series Data Sheet, Rev. 4



### 5.1 Introduction

This section contains electrical and timing specifications for the MC9S08FL16 series of microcontrollers available at the time of publication.

### 5.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Ρ	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### **Table 2. Parameter Classifications**

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 5.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to 5.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	–0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	Ι <sub>D</sub>	±25	mA
Storage temperature range	T <sub>stg</sub>	–55 to 150	°C

#### **Table 3. Absolute Maximum Ratings**

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $^2\,$  All functional non-supply pins, except for PTA5 are internally clamped to  $V_{SS}$  and  $V_{DD}$ 

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

### 5.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating	Symbol	Value	Unit	
Operating temperature range (packaged)	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> 40 to 85	°C	
Thermal resistance Single-layer board				
32-pin SDIP	Ο	60	°C/W	
32-pin LQFP	$\theta_{JA}$	85	0/00	
Thermal resistance Four-layer board				
32-pin SDIP	θ	35	°C/W	
32-pin LQFP	$\theta_{JA}$	56	0/10	

Table 4.	Thermal	Characteristics
----------	---------	-----------------

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:



$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_{A} = \text{Ambient temperature, °C}$   $\theta_{JA} = \text{Package thermal resistance, junction-to-ambient, °C/W}$   $P_{D} = P_{int} + P_{I/O}$   $P_{int} = I_{DD} \times V_{DD}, \text{Watts } - \text{chip internal power}$  $P_{I/O} = \text{Power dissipation on input and output pins } - \text{user determined}$ 

For most applications,  $P_{I/O}$  far much smaller than  $P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K \div (T_{J} + 273 °C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273 \ ^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for an known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

### 5.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

During the device qualification, ESD stresses were performed for the human body model (HBM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human body	Storage capacitance	С	100	pF
,	Number of pulses per pin	—	3	_
Latab up	Minimum input voltage limit	—	-2.5	V
Latch-up	Maximum input voltage limit	—	7.5	V

Table 5. ESD and Latch-Up Test Conditions

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	V <sub>HBM</sub>	±2000	_	V
2	Charge device model (CDM)	V <sub>CDM</sub>	±500	—	V
3	Latch-up current at $T_A = 85 \degree C$	I <sub>LAT</sub>	±100	_	mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 5.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Num	С	(	Characteristic	Symbol	Condition	Min.	Typical <sup>1</sup>	Max.	Unit
1	Ρ	Operating vo	Itage	—	—	4.5	—	5.5	V
2	С	Output high	All I/O pins, low-drive strength	V <sub>OH</sub>	$I_{Load} = -2 \text{ mA}$	V <sub>DD</sub> – 1.5	_	—	v
	Ρ	voltage	All I/O pins, high-drive strength		$I_{Load} = -10 \text{ mA}$	V <sub>DD</sub> – 1.5	_	_	
3	D	Output high current	Max total I <sub>OH</sub> for all ports	I <sub>OHT</sub>	—	—	—	100	mA
4	С	Output low	All I/O pins, low-drive strength	V <sub>OL</sub>	$I_{Load} = 2 \text{ mA}$	_	—	1.5	v
-	Ρ	voltage	All I/O pins, high-drive strength	_	$I_{Load} = 10 \text{ mA}$	—	—	1.5	
5	D	Output low current	Max total $I_{OL}$ for all ports	I <sub>OLT</sub>	Iolt —		_	100	mA
6	Ρ	Input high voltage	All digital inputs	V <sub>IH</sub>	_	$0.65  imes V_{DD}$	_	_	V
7	Ρ	Input low voltage	All digital inputs	V <sub>IL</sub>	_	_	_	$0.35 \times V_{DD}$	V
8	С	Input hysteresis	All digital inputs	V <sub>hys</sub>	_	$0.06 \times V_{DD}$	_	_	mV
9	Ρ	Input leakage current	All input only pins (per pin)	ll <sub>In</sub> l	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	0.1	1	μA
10	Ρ	Hi-Z (off-state) leakage current	All input/output (per pin)	II <sub>OZ</sub> I	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	0.1	1	μΑ
11a	С	Pullup, pulldown resistors	All digital inputs, when enabled (all I/O pins other than PTA5/IRQ/TCLK/RESET)		_	17.5	36.5	52.5	kΩ
11b	С	Pullup, pulldown resistors	(PTA5/IRQ/TCLK/RESET)	R <sub>PU,</sub> R <sub>PD</sub> (Note <sup>2</sup> )	R <sub>PD</sub> —		36.5	52.5	kΩ

Table 7. DC Characteristics



Num	С	Characteristic	Symbol	Condition	Min.	Typical <sup>1</sup>	Max.	Unit
		DC injection Single pin limit			-0.2	—	0.2	mA
12	С	current <sup>3, 4,</sup> Total MCU limit, includes 5 sum of all stressed pins				—	5	mA
13	С	Input capacitance, all pins	C <sub>In</sub>	—	_	—	8	pF
14	С	RAM retention voltage	V <sub>RAM</sub>	—	_	0.6	1.0	V
15	С	POR re-arm voltage <sup>6</sup>	V <sub>POR</sub>	—	0.9	1.4	2.0	V
16	D	POR re-arm time	t <sub>POR</sub>	—	10	—	—	μS
17	Ρ	Low-voltage detection threshold — high range V <sub>DD</sub> falling V <sub>DD</sub> rising		_	3.9 4.0	4.0 4.1	4.1 4.2	V
18	С	Low-voltage warning threshold — high range 1 V <sub>DD</sub> falling V <sub>DD</sub> rising		_	4.5 4.6	4.6 4.7	4.7 4.8	V
10	Ρ	Low-voltage warning threshold — high range 0 V <sub>DD</sub> falling V <sub>DD</sub> rising		_	4.2 4.3	4.3 4.4	4.4 4.5	v
19	С	Low-voltage inhibit reset/recover hysteresis	V <sub>hys</sub>	—	_	100	_	mV
20	С	Bandgap voltage reference <sup>8</sup>	V <sub>BG</sub>	—		1.21		V

#### Table 7. DC Characteristics (continued)

<sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested.

<sup>2</sup> The specified resistor value is the actual value internal to the device. The pullup or pulldown value may appear higher when measured externally on the pin.

 $^3\,$  All functional non-supply pins, except for PTA5 are internally clamped to V\_{SS} and V\_{DD}

<sup>4</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>5</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

<sup>6</sup> Maximum is highest voltage that POR is guaranteed.

<sup>7</sup> When V<sub>DD</sub> is in between the minimun of this parameter and 4.5 V, the CPU, RAM, LVD and flash are full functional, but the performance of other modules may be reduced.

 $^8\,$  Factory trimmed at V\_DD = 5.0 V, Temp = 25  $^\circ C$ 



Figure 6. Typical I<sub>OH</sub> Vs V<sub>DD</sub>–V<sub>OH</sub> (V<sub>DD</sub> = 5.0 V) (High Drive)





Figure 7. Typical I<sub>OH</sub> Vs V<sub>DD</sub>–V<sub>OH</sub> (V<sub>DD</sub> = 5.0 V) (Low Drive)





Figure 8. Typical I<sub>OH</sub> Vs V<sub>OL</sub> (V<sub>DD</sub> = 5.0 V) (High Drive)







Figure 9. Typical I<sub>OH</sub> Vs V<sub>OL</sub> (V<sub>DD</sub> = 5.0 V) (Low Drive)

## 5.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.



Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
1 -	Р	Run supply current	5.	10 MHz	5	5.66 5.75 5.80	_		–40 °C 25 °C 85 °C
	Р	FEI mode, all modules off	RI <sub>DD</sub>	1 MHz		1.61 1.65 1.78	_	mA	40 °C 25 °C 85 °C
	с	Wait mode supply current		10 MHz	5	2.79 2.86 2.88			–40 °C 25 °C 85 °C
2	с	FEI mode, all modules off	WI <sub>DD</sub>	1 MHz		1.05 1.06 1.06	_	μA	40 °C 25 °C 85 °C
	С	Stop2 mode supply current	S2I <sub>DD</sub>	_	5	1.06	_	μA	–40 to 85 °C
3	с	Stop3 mode supply current no clocks active	S3I <sub>DD</sub>	_	5	1.17	_	μA	–40 to 85 °C
4	С	ADC adder to stop3	—	_	5	163.88	_	μA	25 °C
5	с	ICS adder to stop3 EREFSTEN = 1	_	_	5	1.25	_	μA	25 °C
6	С	LVD adder to stop3			5	161.3		μA	25 °C

### Table 8. Supply Current Characteristics

<sup>1</sup> Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.



## 5.8 External Oscillator (XOSC) and ICS Characteristics

Refer to Figure 11 for crystal or resonator circuits.

Num	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	с	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode <sup>2</sup> High range (RANGE = 1), high gain (HGO = 1), FBELP mode High range (RANGE = 1), low power (HGO = 0), FBELP mode	flo f <sub>hi</sub> f <sub>hi</sub> f <sub>hi</sub>	32 1 1 1	 	38.4 5 16 8	kHz MHz MHz MHz
2	D	Load capacitors	C <sub>1</sub> C <sub>2</sub>		See Not	e <sup>3</sup>	
3	D	Feedback resistor Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz)				ΜΩ ΜΩ	
4	D	Series resistor — Low range Low gain (HGO = 0) High gain (HGO = 1)	R <sub>S</sub>	_	0 100	_	kΩ
5	D	Series resistor — High range Low Gain (HGO = 0) High Gain (HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R <sub>S</sub>	  	0 0 0	0 10 20	kΩ
6	с	Crystal startup time <sup>4, 5</sup> Low range, low power Low range, high power High range, low power High range, high power	<sup>t</sup> CSTL <sup>t</sup> CSTH	 	200 400 5 15		ms
7	Т	Internal reference start-up time	t <sub>IRST</sub>	_	60	100	μS
8	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode <sup>2</sup> FBELP mode	f <sub>extal</sub>	0.03125 0		5 20	MHz MHz
9	Ρ	Average internal reference frequency — trimmed	f <sub>int_t</sub>	_	31.25		kHz
10	Р	DCO output frequency range — trimmed <sup>6</sup> Low range (DRS = 00)	f <sub>dco_t</sub>	16	_	20	MHz
11	с	Total deviation of DCO output from trimmed frequency <sup>4</sup> Over full voltage and temperature range Over fixed voltage and temperature range of 0 to 70°C	$\Delta f_{dco_t}$	_	−1.0 to 0.5 ±0.5	±2 ±1	%f <sub>dco</sub>
12	С	FLL acquisition time <sup>4,7</sup>	t <sub>Acquire</sub>			1	ms



#### Table 9. XOSC and ICS Specifications (Temperature Range = -40 to 85 °C Ambient) (continued)

Num	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
13		Long term jitter of DCO output clock (averaged over 2 ms interval) $^{8}$	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

<sup>1</sup> Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

<sup>2</sup> When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

- <sup>3</sup> See crystal or resonator manufacturer's recommendation.
- <sup>4</sup> This parameter is characterized and not tested on each device.
- <sup>5</sup> Proper PC board layout procedures must be followed to achieve specifications.
- <sup>6</sup> The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.
- <sup>7</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- <sup>8</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



Figure 10. Typical Crystal or Resonator Circuit





Figure 11. Deviation of DCO Output from Trimmed Frequency (20 MHz, 5.0 V)

### 5.9 AC Characteristics

This section describes timing characteristics for each peripheral system.



## 5.9.1 Control Timing

Table 10. Control Timing

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	Bus frequency $(t_{cyc} = 1/f_{Bus})$	f <sub>Bus</sub>	dc		10	MHz
2	D	Internal low power oscillator period	t <sub>LPO</sub>	700		1300	μs
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	—	_	ns
4	D	Reset low drive	t <sub>rstdrv</sub>	$34 \times t_{\text{cyc}}$	—	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	t <sub>MSH</sub>	100	_	_	μs
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>		_	ns
8	D	Keyboard interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>		_	ns
9	С	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		16 23	_	ns
y	0	Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		5 9	_	ns

 $^1~$  Typical values are based on characterization data at V\_{DD} = 5.0 V, 25 °C unless otherwise stated.

 $^2$  This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

 $^3$  To enter BDM mode following a POR, BKGD/MS must be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.

<sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.

<sup>5</sup> Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range –40 °C to 85 °C.



Figure 12. Reset Timing





Figure 13. IRQ/KBIPx Timing

### 5.9.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
2	D	External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>

Table 11. TPM Input Timing



Figure 14. Timer External Clock



Figure 15. Timer Input Capture Pulse

MC9S08FL16 Series Data Sheet, Rev. 4



## 5.10 ADC Characteristics

Characteristic	Conditions	Symb	Min	Typical <sup>1</sup>	Мах	Unit	Comment
Supply voltage	Absolute	V <sub>DDA</sub>	4.5	—	5.5	V	
Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> ) <sup>2</sup>	$\Delta V_{DDA}$	-100	0	100	mV	
Ground voltage	Delta to $V_{SS} (V_{SS} - V_{SSA})^2$	$\Delta V_{SSA}$	-100	0	100	mV	
Input voltage	—	V <sub>ADIN</sub>	V <sub>REFL</sub>	—	V <sub>REFH</sub>	V	
Input capacitance	_	C <sub>ADIN</sub>	_	4.5	5.5	pF	
Input resistance	—	R <sub>ADIN</sub>		3	5	kΩ	
Analog source resistance	8-bit mode (all valid f <sub>ADCK</sub> )	R <sub>AS</sub>	_	_	10	kΩ	External to MCU
ADC conversion	High speed (ADLPC = 0)	f	0.4	_	8.0	MHz	
clock frequency	Low power (ADLPC = 1)	f <sub>ADCK</sub>	0.4	—	4.0		

#### Table 12. 8-Bit ADC Operating Conditions

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub>= 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.



Figure 16. ADC Input Impedance Equivalency Diagram

MC9S08FL16 Series Data Sheet, Rev. 4



**Electrical Characteristics** 

С	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment	
т	Supply Current ADLPC=1 ADLSMP=1 ADCO=1		I <sub>DDA</sub>		133		μΑ		
т	Supply Current ADLPC=1 ADLSMP=0 ADCO=1		I <sub>DDA</sub>		218	_	μΑ		
т	Supply Current ADLPC=0 ADLSMP=1 ADCO=1		I <sub>DDA</sub>	_	327	_	μΑ		
Ρ	Supply Current ADLPC=0 ADLSMP=0 ADCO=1		I <sub>DDA</sub>	_	0.582	1	mA		
С	Supply Current	Stop, Reset, Module Off	I <sub>DDA</sub>	—	0.011	1	μA		
	ADC	High Speed (ADLPC = 0)		2	3.3	5		t <sub>ADACK</sub> =	
Р	Asynchronous Clock Source	Low Power (ADLPC = 1)	f <sub>ADACK</sub>	1.25	2	3.3	MHz	1/f <sub>ADACK</sub>	
_	Conversion Time (Including sample time)	Short Sample (ADLSMP = 0)		_	20	_	ADCK		
Р		Long Sample (ADLSMP = 1)	t <sub>ADC</sub>	_	40	_	cycles	See reference manual for	
-	0 I T	Short Sample (ADLSMP = 0)		_	3.5	_	ADCK	conversion time variances	
Ρ	Sample Time	Long Sample (ADLSMP = 1)	t <sub>ADS</sub>		23.5		cycles		
D	Temp Sensor	–40°C– 25°C		—	3.266	—	mV/°C		
U	Slope	25°C– 125°C	m	_	3.638	_	IIIV/ C		
D	Temp Sensor Voltage	25 °C	V <sub>TEMP25</sub>	—	1.396	_	mV		
Ρ	Total Unadjusted Error	8-bit mode	E <sub>TUE</sub>	_	±0.5	±1.0	LSB <sup>2</sup>	Includes quantization	
Ρ	Differential Non-Linearity	8-bit mode <sup>3</sup>	DNL	—	±0.3	±0.5	LSB <sup>2</sup>		
Т	Integral Non-Linearity	8-bit mode	INL	_	±0.3	±0.5	LSB <sup>2</sup>		
Ρ	Zero-Scale Error	8-bit mode	E <sub>ZS</sub>	_	±0.5	±0.5	LSB <sup>2</sup>	$V_{ADIN} = V_{SSA}$	
Т	Full-Scale Error	8-bit mode	E <sub>FS</sub>	_	±0.5	±0.5	LSB <sup>2</sup>	$V_{ADIN} = V_{DDA}$	

Table 13. 8-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )



С	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
D	Quantization Error	8-bit mode	EQ			±0.5	LSB <sup>2</sup>	
D	Input Leakage Error	8-bit mode	E <sub>IL</sub>	_	±0.1	±1	LSB <sup>2</sup>	Pad leakage <sup>2</sup> * R <sub>AS</sub>

Table 13. 8-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> Based on input pad leakage current. Refer to pad electricals.

### 5.11 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

С	Characteristic	Symbol	Min	Typical	Мах	Unit
D	Supply voltage for program/erase -40 °C to 85 °C	V <sub>prog/erase</sub>	4.5	_	5.5	V
D	Supply voltage for read operation	V <sub>Read</sub>	4.5	—	5.5	V
D	Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150	—	200	kHz
D	Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5	—	6.67	μs
Р	Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>	9			t <sub>Fcyc</sub>
Р	Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>	4			t <sub>Fcyc</sub>
Р	Page erase time <sup>2</sup>	t <sub>Page</sub>	4000			t <sub>Fcyc</sub>
Р	Mass erase time <sup>2</sup>	t <sub>Mass</sub>	20,000			t <sub>Fcyc</sub>
	Byte program current <sup>3</sup>	RI <sub>DDBP</sub>		4	—	mA
	Page erase current <sup>3</sup>	RI <sub>DDPE</sub>	_	6	—	mA
С	Program/erase endurance <sup>4</sup> T <sub>L</sub> to T <sub>H</sub> = -40 °C to 85 °C T = 25 °C	•	_	10,000	_	cycles
С	Data retention <sup>5</sup>	t <sub>D_ret</sub>	5	100	—	years

Table 14. Flash Characteristics

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD} = 5.0$  V, bus frequency = 4.0 MHz.

<sup>4</sup> Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory.* 



<sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory*.

### 5.12 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 5.12.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (the North and East).

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Parameter	Symbol	Conditions	Frequency	f <sub>OSC</sub> /f <sub>BUS</sub>	Level <sup>1</sup> (Max)	Unit
Radiated emissions,	, V <sub>RE_TEM</sub>	$V_{DD} = 5.0 V$ $T_A = 25 \ ^{\circ}C$ package type 32-pin LQFP	0.15 – 50 MHz	4 MHz crystal 19 MHz bus	9	dBμV
electric field			50 – 150 MHz		5	
			150 – 500 MHz		2	
			500 – 1000 MHz		1	
			IEC Level		Ν	—
			SAE Level		1	_

Table 15. Radiated Emissions, Electric Field

<sup>1</sup> Data based on qualification test results.

# 6 Ordering Information

This section contains ordering information for MC9S08FL16 series devices. See below for an example of the device numbering system.

Device Number <sup>1</sup>	Mer	nory	Available Packages <sup>2</sup>	
Device Number	FLASH	RAM	Available Fackages	
MC9S08FL16	16 KB	1024	32 SDIP	
MC9S08FL8	8 KB	768	32 LQFP	

Table 16. Device Numbering System

MC9S08FL16 Series Data Sheet, Rev. 4



#### **Package Information**

- <sup>1</sup> See the reference manual, *MC9S08FL16 Series Reference Manual*, for a complete description of modules included on each device.
- <sup>2</sup> See Table 17 for package information.

Example of the device numbering system:



# 7 Package Information

Table 17.	Package	Descriptions
10010 111	i uonugo	Booonphone

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
32	Low Quad Flat Package	LQFP	LC	873A-03	98ASH70029A
32	Shrink Dual In-line Package	SDIP	BM	1376-02	98ASA99330D

### 7.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 17.



# NP

#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners.

© 2009-2015 Freescale Semiconductor, Inc.

Document Number MC9S08FL16 Revision 4, 5/2015

