## Dual Matched 40 V, 6.0 A, Low V<sub>CE(sat)</sub> PNP Transistor

These transistors are part of the ON Semiconductor e<sup>2</sup>PowerEdge family of Low V<sub>CE(sat)</sub> transistors. They are assembled to create a pair of devices highly matched in all parameters, including ultra low saturation voltage V<sub>CE(sat)</sub>, high current gain and Base/Emitter turn on voltage.

Typical applications are current mirrors, differential amplifiers, DC–DC converters and power management in portable and battery powered products such as cellular and cordless phones, PDAs, computers, printers, digital cameras and MP3 players. Other applications are low voltage motor controls in mass storage products such as disc drives and tape drives. In the automotive industry they can be used in air bag deployment and in the instrument cluster. The high current gain allows e<sup>2</sup>PowerEdge devices to be driven directly from PMU's control outputs, and the Linear Gain (Beta) makes them ideal components in analog amplifiers.

#### Features

- Current Gain Matching to 10%
- Base Emitter Voltage Matched to 2 mV
- AEC-Q101 Qualified and PPAP Capable
- NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements
- These are Pb-Free Devices\*

#### MAXIMUM RATINGS (T<sub>A</sub> = 25°C)

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	-40	Vdc
Collector-Base Voltage	V <sub>CBO</sub>	-40	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	-7.0	Vdc
Collector Current – Continuous	Ι <sub>C</sub>	-3.0	А
Collector Current – Peak	I <sub>CM</sub>	-6.0	А
Electrostatic Discharge	ESD	HBM Class 3B MM Class C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



#### **ON Semiconductor®**

http://onsemi.com

# $\begin{array}{c} \mbox{40 VOLTS} \\ \mbox{6.0 AMPS} \\ \mbox{PNP LOW V}_{CE(sat)} \mbox{TRANSISTOR} \\ \mbox{EQUIVALENT R}_{DS(on)} \mbox{80 m} \Omega \end{array}$





#### MARKING DIAGRAM



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NSS40300MDR2G	SOIC-8 (Pb-Free)	2,500 / Tape & Reel
NSV40300MDR2G	SOIC-8 (Pb-Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
SINGLE HEATED			
Total Device Dissipation (Note 1) $T_A = 25^{\circ}C$ Derate above 25°C	PD	576 4.6	mW mW/°C
Thermal Resistance Junction-to-Ambient (Note 1)	R <sub>θJA</sub>	217	°C/W
Total Device Dissipation (Note 2) $T_A = 25^{\circ}C$ Derate above 25°C	PD	676 5.4	mW mW/°C
Thermal Resistance Junction-to-Ambient (Note 2)	R <sub>θJA</sub>	185	°C/W
DUAL HEATED (Note 3)			
Total Device Dissipation (Note 1) $T_A = 25^{\circ}C$ Derate above $25^{\circ}C$	PD	653 5.2	mW mW/°C
Thermal Resistance Junction-to-Ambient (Note 1)	R <sub>θJA</sub>	191	°C/W
Total Device Dissipation (Note 2) $T_A = 25^{\circ}C$ Derate above $25^{\circ}C$	PD	783 6.3	mW mW/°C
Thermal Resistance Junction-to-Ambient (Note 2)	R <sub>θJA</sub>	160	°C/W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C

FR-4 @ 10 mm<sup>2</sup>, 1 oz. copper traces, still air.
FR-4 @ 100 mm<sup>2</sup>, 1 oz. copper traces, still air.
Dual heated values assume total power is the sum of two equally powered devices.

#### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		L			•
Collector – Emitter Breakdown Voltage $(I_{C} = -10 \text{ mAdc}, I_{B} = 0)$	V <sub>(BR)CEO</sub>	-40	-	-	Vdc
Collector – Base Breakdown Voltage $(I_{C} = -0.1 \text{ mAdc}, I_{E} = 0)$	V <sub>(BR)CBO</sub>	-40	-	-	Vdc
Emitter – Base Breakdown Voltage ( $I_E = -0.1 \text{ mAdc}, I_C = 0$ )	V <sub>(BR)EBO</sub>	-7.0	-	-	Vdc
Collector Cutoff Current (V <sub>CB</sub> = -40 Vdc, I <sub>E</sub> = 0)	I <sub>CBO</sub>	_	-	-0.1	μAdc
Emitter Cutoff Current (V <sub>EB</sub> = -6.0 Vdc)	I <sub>EBO</sub>	-	-	-0.1	μAdc
ON CHARACTERISTICS			·	·	
DC Current Gain (Note 4) ( $I_C = -10 \text{ mA}, V_{CE} = -2.0 \text{ V}$ ) ( $I_C = -500 \text{ mA}, V_{CE} = -2.0 \text{ V}$ ) ( $I_C = -1.0 \text{ A}, V_{CE} = -2.0 \text{ V}$ ) ( $I_C = -2.0 \text{ A}, V_{CE} = -2.0 \text{ V}$ ) ( $I_C = -2.0 \text{ A}, V_{CE} = -2.0 \text{ V}$ ) ( $I_C = -2.0 \text{ A}, V_{CE} = -2.0 \text{ V}$ )	h <sub>FE</sub> h <sub>FE(1)/</sub> h <sub>FE(2)</sub>	250 220 180 150 0.9	380 340 300 230 0.99	- - - - -	
Collector – Emitter Saturation Voltage (Note 4) ( $I_C = -0.1 A$ , $I_B = -0.010 A$ ) ( $I_C = -1.0 A$ , $I_B = -0.100 A$ ) ( $I_C = -1.0 A$ , $I_B = -0.010 A$ ) ( $I_C = -2.0 A$ , $I_B = -0.200 A$ )	V <sub>CE(sat)</sub>	- - - -	-0.013 -0.075 -0.130 -0.135	-0.017 -0.095 -0.170 -0.170	V
Base – Emitter Saturation Voltage (Note 4) $(I_C = -1.0 \text{ A}, I_B = -0.01 \text{ A})$	V <sub>BE(sat)</sub>	_	-0.780	-0.900	V
Base – Emitter Turn–on Voltage (Note 4) (I <sub>C</sub> = –0.1 A, V <sub>CE</sub> = –2.0 V) (I <sub>C</sub> = –0.1 A, V <sub>CE</sub> = –2.0 V) (Note 6)	V <sub>BE(on)</sub> V <sub>BE(1) -</sub> V <sub>BE(2)</sub>		-0.660 0.3	-0.750 2.0	V mV
Cutoff Frequency ( $I_C = -100 \text{ mA}, V_{CE} = -5.0 \text{ V}, f = 100 \text{ MHz}$ )	fT	100	-	-	MHz
Input Capacitance (V <sub>EB</sub> = -0.5 V, f = 1.0 MHz)	Cibo	-	250	300	pF
Output Capacitance ( $V_{CB} = -3.0 \text{ V}$ , f = 1.0 MHz)	Cobo	-	50	65	pF
SWITCHING CHARACTERISTICS			·	•	•
Delay (V <sub>CC</sub> = $-30$ V, I <sub>C</sub> = $-750$ mA, I <sub>B1</sub> = $-15$ mA)	t <sub>d</sub>	-	-	60	ns
Rise (V <sub>CC</sub> = $-30$ V, I <sub>C</sub> = $-750$ mA, I <sub>B1</sub> = $-15$ mA)	t <sub>r</sub>	-	-	120	ns
		1	1	1	1

Storage (V<sub>CC</sub> = -30 V, I<sub>C</sub> = -750 mA, I<sub>B1</sub> = -15 mA) t<sub>s</sub> Fall (V<sub>CC</sub> = -30 V, I<sub>C</sub> = -750 mA, I<sub>B1</sub> = -15 mA) t<sub>f</sub> \_

4. Pulsed Condition: Pulse Width = 300  $\mu$ sec, Duty Cycle  $\leq 2\%$ . 5.  $h_{FE(1)}/h_{FE(2)}$  is the ratio of one transistor compared to the other transistor within the same package. The smaller  $h_{FE}$  is used as numerator. 6.  $V_{BE(1)} - V_{BE(2)}$  is the absolute difference of one transistor compared to the other transistor within the same package.

\_

\_

\_

400

130

ns

ns

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



Figure 9. Safe Operating Area

## onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.				

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>