# **SWITCHMODE™** Series NPN Silicon Power Transistor

These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V SWITCHMODE applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

#### **Features**

- Reverse Biased SOA with Inductive Loads @  $T_C = 100$  °C
- Inductive Switching Matrix 0.5 to 1.5 A, 25 and 100°C
   t<sub>c</sub> @ 1 A, 100°C is 290 ns (Typ)
- 700 V Blocking Capability
- SOA and Switching Applications Information
- Pb-Free Package is Available\*

#### **MAXIMUM RATINGS**

R	Symbol	Value	Unit	
Collector-Emitter Voltage		V <sub>CEO(sus)</sub>	400	Vdc
Collector-Emitter	Voltage	V <sub>CEV</sub>	700	Vdc
Emitter Base Volta	ge	$V_{EBO}$	9	Vdc
Collector Current	<ul><li>Continuous</li><li>Peak (Note 1)</li></ul>	I <sub>C</sub>	1.5 3	Adc
Base Current	<ul><li>Continuous</li><li>Peak (Note 1)</li></ul>	I <sub>B</sub> I <sub>BM</sub>	0.75 1.5	Adc
Emitter Current	<ul><li>Continuous</li><li>Peak (Note 1)</li></ul>	I <sub>E</sub>	2.25 4.5	Adc
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C		P <sub>D</sub>	1.4 11.2	W mW/°C
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C		P <sub>D</sub>	40 320	W mW/°C
Operating and Sto Temperature R	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C	

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3.12	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	89	°C/W
Maximum Load Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.




## ON Semiconductor®

http://onsemi.com

1.5 AMPERES
NPN SILICON POWER
TRANSISTORS
300 AND 400 VOLTS
40 WATTS



#### **MARKING DIAGRAM**



Y = Year WW = Work Week JE13003 = Device Code G = Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping
MJE13003	TO-225	500 Units/Box
MJE13003G	TO-225 (Pb-Free)	500 Units/Box

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (	Note 2)					
Collector-Emitter Sustaining	V <sub>CEO(sus)</sub>	400	_	-	Vdc	
Collector Cutoff Current (V <sub>CEV</sub> = Rated Value, V <sub>B</sub> (V <sub>CEV</sub> = Rated Value, V <sub>B</sub>	I <sub>CEV</sub>	_ _	_ _	1 5	mAdc	
Emitter Cutoff Current (V <sub>EB</sub>	= 9 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	_	_	1	mAdc
SECOND BREAKDOWN						
Second Breakdown Collecto	or Current with bass forward biased	I <sub>S/b</sub>	See Figure 11		-	
Clamped Inductive SOA with	h base reverse biased	RBSOA	See Figure 12			-
ON CHARACTERISTICS (N	lote 2)					
DC Current Gain ( $I_C = 0.5 \text{ Adc}$ , $V_{CE} = 2 \text{ Vd}$ ( $I_C = 1 \text{ Adc}$ , $V_{CE} = 2 \text{ Vdc}$		h <sub>FE</sub>	8 5	_ _	40 25	-
Collector–Emitter Saturation Voltage ( $I_C = 0.5$ Adc, $I_B = 0.1$ Adc) ( $I_C = 1$ Adc, $I_B = 0.25$ Adc) ( $I_C = 1.5$ Adc, $I_B = 0.5$ Adc) ( $I_C = 1.5$ Adc, $I_B = 0.5$ Adc) ( $I_C = 1$ Adc, $I_B = 0.25$ Adc, $I_C = 100$ °C)		V <sub>CE(sat)</sub>	- - - -	- - -	0.5 1 3 1	Vdc
Base–Emitter Saturation Voltage ( $I_C$ = 0.5 Adc, $I_B$ = 0.1 Adc) ( $I_C$ = 1 Adc, $I_B$ = 0.25 Adc) ( $I_C$ = 1 Adc, $I_B$ = 0.25 Adc, $T_C$ = 100°C)		V <sub>BE(sat)</sub>	- - -	- - -	1 1.2 1.1	Vdc
DYNAMIC CHARACTERIST	rics		1		1	
Current-Gain - Bandwidth Product (I <sub>C</sub> = 100 mAdc, V <sub>CE</sub> = 10 Vdc, f = 1 MHz)		f <sub>T</sub>	4	10	_	MHz
Output Capacitance (V <sub>CB</sub> =	10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz)	C <sub>ob</sub>	_	21	-	pF
SWITCHING CHARACTERI	STICS			•	•	
Resistive Load (Table 1)						
Delay Time		t <sub>d</sub>	_	0.05	0.1	μS
	V <sub>CC</sub> = 125 Vdc, I <sub>C</sub> = 1 A,	t <sub>r</sub>	_	0.5	1	μS
	$_{B1} = I_{B2} = 0.2 \text{ A}, t_p = 25 \mu\text{s},$ Duty Cycle $\leq$ 1%)	ts	_	2	4	μS
Fall Time		t <sub>f</sub>	_	0.4	0.7	μS
Inductive Load, Clamped (Ta	able 1, Figure 13)					
Storage Time		t <sub>sv</sub>	_	1.7	4	μS
Crossover Time (I	I <sub>C</sub> = 1 A, V <sub>clamp</sub> = 300 Vdc, <sub>B1</sub> = 0.2 A, V <sub>BE(off)</sub> = 5 Vdc, T <sub>C</sub> = 100°C)	t <sub>c</sub>	_	0.29	0.75	μS
Fall Time	BI = 3.2 /3, VBE(OII) = 0 VGO, 1C = 100 O/	t <sub>fi</sub>	_	0.15	_	μS

Fall Time

2. Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%.




Figure 1. DC Current Gain




Figure 2. Collector Saturation Region




Figure 3. Base-Emitter Voltage




Figure 4. Collector-Emitter Saturation Region




Figure 5. Collector Cutoff Region






Figure 6. Capacitance

**Table 1. Test Conditions for Dynamic Performance** 





**Table 2. Typical Inductive Switching Performance** 

I <sub>C</sub>	T <sub>C</sub>	t <sub>sv</sub>	t <sub>rv</sub>	t <sub>fi</sub>	t <sub>ti</sub>	t <sub>c</sub>
	°C	μs	μs	μs	μs	μs
0.5	25	1.3	0.23	0.30	0.35	0.30
	100	1.6	0.26	0.30	0.40	0.36
1	25	1.5	0.10	0.14	0.05	0.16
	100	1.7	0.13	0.26	0.06	0.29
1.5	25	1.8	0.07	0.10	0.05	0.16
	100	3	0.08	0.22	0.08	0.28

Figure 7. Inductive Switching Measurements

NOTE: All Data Recorded in the Inductive Switching Circuit in Table 1

#### **SWITCHING TIMES NOTE**

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

 $t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$ 

 $t_{rv}$  = Voltage Rise Time, 10–90%  $V_{clamp}$ 

 $t_{fi}$  = Current Fall Time, 90–10%  $I_C$ 

 $t_{ti}$  = Current Tail, 10–2%  $I_C$ 

 $t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$ 

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN–222:

$$P_{SWT} = 1/2 V_{CC}I_C(t_c)f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at  $25^{\circ}$ C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at  $100^{\circ}$ C.

#### **RESISTIVE SWITCHING PERFORMANCE**






Figure 8. Turn-On Time

Figure 9. Turn-Off Time




Figure 10. Thermal Response

The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.




Figure 11. Active Region Safe Operating

Area




Figure 12. Reverse Bias Safe Operating Area

#### SAFE OPERATING AREA INFORMATION

#### **FORWARD BIAS**

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on  $T_C = 25^{\circ}C$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \ge 25^{\circ}C$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

 $T_{J(pk)}$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

#### **REVERSE BIAS**

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives RBSOA characteristics.





Figure 13. Forward Bias Power Derating

SWITCHMODE is a trademark of Semiconductor Components Industries, LLC.


## **MECHANICAL CASE OUTLINE**




TO-225 CASE 77-09 **ISSUE AD** 

**DATE 25 MAR 2015** 

#### SCALE 1:1






SIDE VIEW

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. NUMBER AND SHAPE OF LUGS OPTIONAL.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.40	3.00		
A1	1.00	1.50		
b	0.60	0.90		
b2	0.51	0.88		
С	0.39	0.63		
D	10.60 11.1			
E	7.40	7.80		
е	2.04	2.54		
L	14.50	16.63		
L1	1.27	2.54		
Р	2.90	.90 3.30		
Ø	3.80	4.20		

#### **GENERIC MARKING DIAGRAM\***



Υ = Year ww = Work Week XXXXX = Device Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■",

may or may not be present.

= Pb-Free Package

STYLE 1: STYLE 3: STYLF 4 STYLE 5: STYLE 2: EMITTER PIN 1. CATHODE PIN 1. BASE PIN 1. ANODE 1 PIN 1. MT 1 2., 4. COLLECTOR 2., 4. COLLECTOR 2., 4. ANODE 3. GATE 2., 4. ANODE 2 2., 4. MT 2 EMITTER BASE 3. GATE 3. GATE 3. 3.

STYLE 10: PIN 1. SOURCE 2., 4. DRAIN 3. GATE STYLE 6: STYLE 7: STYLE 8: STYLE 9: PIN 1. CATHODE PIN 1. SOURCE PIN 1. MT 1 PIN 1. GATE 2., 4. GATE 3. ANODE 2., 4. GATE 3. DRAIN 2., 4. GATE 3. MT 2 2., 4. DRAIN 3. SOURC ANODE DRAIN SOURCE

DOCUMENT NUMBER:	98ASB42049B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-225		PAGE 1 OF 1	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales