### NLSF302

## **Quad 2-Input NOR Gate**

The NLSF302 is an advanced high speed CMOS 2-input NOR gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.



• High Speed:  $t_{PD} = 3.6 \text{ ns}$  (Typ) at  $V_{CC} = 5.0 \text{ V}$ 

• Low Power Dissipation:  $I_{CC} = 2.0 \mu A$  (Max) at  $T_A = 25^{\circ}C$ 

• High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$ 

• Power Down Protection Provided on Inputs

• Balanced Propagation Delays

• Designed for 2.0 V to 5.5 V Operating Range

• Low Noise:  $V_{OLP} = 0.8 \text{ V (Max)}$ 

• Function Compatible with Other Standard Logic Families

• QFN-16 Package

• Latchup Performance Exceeds 300 mA

• ESD Performance: Human Body Model; > 2000 V,

Machine Model > 200 V

• Chip Complexity: 40 FETs or 10 Equivalent Gates

• Pb-Free Package is Available\*

#### **FUNCTION TABLE**

Inputs		Output
Α	В	Υ
L	L	Н
L	Н	L
Н	L	L
Н	Н	L




#### ON Semiconductor®

http://onsemi.com



QFN-16 MN SUFFIX CASE 485G

#### **MARKING DIAGRAM**



NLSF302 = Device Code

A = Assembly Location

L = Wafer Lot Y = Year W = Work Week


■ = Pb-Free Package (Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NLSF302MNR2	QFN-16	3000/Tape & Reel
NLSF302MNR2G	QFN-16 (Pb-Free)	3000/Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.






Figure 1. LOGIC DIAGRAM

Figure 2. PIN ASSIGNMENT (QFN-16)

#### **MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
DC Supply Voltage	V <sub>CC</sub>	- 0.5 to + 7.0	V
DC Input Voltage	V <sub>in</sub>	- 0.5 to + 7.0	V
DC Output Voltage	V <sub>out</sub>	$-0.5$ to $V_{CC}$ + 0.5	V
Input Diode Current	I <sub>IK</sub>	<b>- 20</b>	mA
Output Diode Current	lok	± 20	mA
DC Output Current, per Pin	l <sub>out</sub>	± 25	mA
DC Supply Current, V <sub>CC</sub> and GND Pins	Icc	± 50	mA
Power Dissipation in Still Air	P <sub>D</sub>	450	mW
Storage Temperature	T <sub>stg</sub>	- 65 to + 150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

#### **RECOMMENDED OPERATING CONDITIONS**

Parame	ter	Symbol	Min	Max	Unit
DC Supply Voltage		V <sub>CC</sub>	2.0	5.5	V
DC Input Voltage		V <sub>in</sub>	0	5.5	V
DC Output Voltage		V <sub>out</sub>	0	V <sub>CC</sub>	V
Operating Temperature		T <sub>A</sub>	-40	+85	°C
Input Rise and Fall Time	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} $ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	t <sub>r</sub> , t <sub>f</sub>	0	100 20	ns/V

#### DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>	T,	<sub>A</sub> = 25°	С	$T_A = -40$	) to 85°C	
Parameter	Test Conditions	Symbol	V	Min	Тур	Max	Min	Max	Unit
Minimum High-Level Input Voltage		V <sub>IH</sub>	2.0 3.0 to 5.5	1.50 V <sub>CC</sub> x 0.7			1.50 V <sub>CC</sub> x 0.7		V
Maximum Low-Level Input Voltage		V <sub>IL</sub>	2.0 3.0 to 5.5			0.50 V <sub>CC</sub> x 0.3		0.50 V <sub>CC</sub> x 0.3	V
Minimum High–Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50  \mu\text{A}$	V <sub>OH</sub>	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V
	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$		3.0 4.5	2.58 3.94			2.48 3.80		
Maximum Low–Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50  \mu\text{A}$	V <sub>OL</sub>	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	V
	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> = 4 mA I <sub>OL</sub> = 8 mA		3.0 4.5			0.36 0.36		0.44 0.44	
Maximum Input Leakage Current	V <sub>in</sub> = 5.5 V or GND	I <sub>in</sub>	0 to 5.5			± 0.1		± 1.0	μΑ
Maximum Quiescent Supply Current	$V_{in} = V_{CC}$ or GND	I <sub>CC</sub>	5.5			2.0		20.0	μΑ

#### AC ELECTRICAL CHARACTERISTICS (Input $t_f = t_f = 3.0 \text{ns}$ )

				$T_A = 25^{\circ}C$		$T_A = -40$	) to 85°C	
Parameter	Test Conditions	Symbol	Min	Тур	Max	Min	Max	Unit
Maximum Propagation Delay, Input A or B to Output Y	$V_{CC} = 3.3 \pm 0.3 \text{ V C}_{L} = 15 \text{ pF}$ $C_{L} = 50 \text{ pF}$	t <sub>PLH</sub> , t <sub>PHL</sub>		5.6 8.1	7.9 11.4	1.0 1.0	9.5 13.0	ns
	$V_{CC} = 5.0 \pm 0.5 \text{ V C}_{L} = 15 \text{ pF}$ $C_{L} = 50 \text{ pF}$			3.6 5.1	5.5 7.5	1.0 1.0	6.5 8.5	
Maximum Input Capacitance		C <sub>in</sub>		4	10		10	pF
			Typical @ 25°C, V <sub>CC</sub> = 5.0 V					
Power Dissipation Capacitance	(Note 1)	C <sub>PD</sub>			15			pF

C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC(OPR)</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub>/4 (per gate). C<sub>PD</sub> is used to determine the no–load dynamic power consumption; P<sub>D</sub> = C<sub>PD</sub> • V<sub>CC</sub><sup>2</sup> • f<sub>in</sub> + I<sub>CC</sub> • V<sub>CC</sub>.

#### **NOISE CHARACTERISTICS** (Input $t_r = t_f = 3.0 \text{ ns}$ , $C_L = 50 \text{ pF}$ , $V_{CC} = 5.0 \text{V}$ )

		T <sub>A</sub> = 25°C		
Characteristic	Symbol	Тур	Max	Unit
Quiet Output Maximum Dynamic V <sub>OL</sub>	V <sub>OLP</sub>	0.3	0.8	V
Quiet Output Minimum Dynamic V <sub>OL</sub>	V <sub>OLV</sub>	- 0.3	- 0.8	V
Minimum High Level Dynamic Input Voltage	V <sub>IHD</sub>		3.5	V
Maximum Low Level Dynamic Input Voltage	V <sub>ILD</sub>		1.5	V





Figure 3. Switching Waveforms



\*Includes all probe and jig capacitance

Figure 4. Test Circuit




Figure 5. Input Equivalent Circuit

回

TOP VIEW

┅┅

SIDE VIEW

DETAIL B

LEA

A1

PIN ONE

LOCATION

2X 0.10 C

2X 0.10 C

// 0.05 C

□ 0.05 C

NOTE 4





Α

В

SEATING PLANE

C

Ē


**DATE 08 OCT 2021** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS.
  THE TERMINALS.




DETAIL B
ALTERNATE
CONSTRUCTIONS




DETAIL A
ALTERNATE TERMINAL
CONSTRUCTIONS

	MILLIME				
DIM	MIN.	N□M.	MAX.		
Α	0.80	0.90	1.00		
A1	0.00	0.03	0.05		
A3		0.20 REF			
b	0.18	0.24	0.30		
D	3.00 BSC				
DS	1.65	1.85			
E		3.00 BSC	;		
E2	1.65	1.75	1.85		
е	0.50 BSC				
k	0.18 TYP				
L	0.30	0.40	0.50		
L1	0.00	0.15			
E E2 e k	0.30	1.75 0.50 BSC 0.18 TYP	1.85		

#### MOUNTING FOOTPRINT





BOTTOM VIEW

# GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
■ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON04795D	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	QFN16 3X3, 0.5P		PAGE 1 OF 1			

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative