
COMPLIANT

FREE




Dual N-Channel 30 V (D-S) MOSFET




PRODUCT SUMMARY					
V _{DS} (V)	30				
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 10 \text{ V}$	0.0032				
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.0053				
Q _g typ. (nC)	6.7				
I _D (A)	100 ^a				
Configuration	Dual				

FEATURES

- TrenchFET® Gen V power MOSFET
- Symmetric dual N-channel






- $\bullet\,$ Optimized R_{DS} Q_g and R_{DS} Q_{gd} FOM elevates efficiency for high frequency switching
- 100 % R_g and UIS tested
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- Synchronous buck
- Computer / server peripherals
- Half bridge
- POL
- Telecom DC/DC



ORDERING INFORMATION	
Package	PowerPAIR 3 x 3FS
Lead (Pb)-free and halogen-free	SiZF5302DT-T1-RE3

PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-source voltage		V _{DS}	30	V	
Gate-source voltage		V _{GS}	+16 / -12		
0. 11. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	T _C = 25 °C		100		
	T _C = 70 °C		80		
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _D	28.1 b, c		
	T _A = 70 °C		22.5 b, c		
Pulsed drain current (t = 100 μs)		I _{DM}	150	A	
Continuous source current (MOSFET diode conduction)	T _C = 25 °C		40.1		
	T _A = 25 °C	I _S	3.2 b, c		
Single pulse avalanche current	. 0.1!!	I _{AS}	17		
Single pulse avalanche energy	L = 0.1 mH	E _{AS}	14.45	mJ	
Maximum power dissipation	T _C = 25 °C		48.1		
	T _C = 70 °C	D	30.8	w	
	T _A = 25 °C	P _D	3.8 b, c	VV	
	T _A = 70 °C		2.4 b, c		
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150		
Soldering recommendations (peak temperature)		ŭ	260	°C	

Notes

- a. $T_C = 25 \,^{\circ}C$
- b. Surface mounted on 1" x 1" FR4 board

S22-0207-Rev. A, 28-Feb-2022

c. t = 10 s



Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT
Maximum junction-to-ambient a, b	t ≤ 10 s	R _{thJA}	26	33	°C/W
Maximum junction-to-case (drain)	Steady state	R _{thJC}	2	2.6	C/ VV

Notes

- a. Surface mounted on 1" x 1" FR4 board
- b. Maximum under steady state conditions is 67 °C/W


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Static				•			
Drain-source breakdown voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$	30	-	-	V	
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1	-	2	v	
Gate-source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = +16 \text{ V} / -12 \text{ V}$	-	-	± 100	nA	
Zana anto coltano durio accument		V _{DS} = 24 V, V _{GS} = 0 V	-	-	1	μА	
Zero gate voltage drain current	I _{DSS}	V _{DS} = 24 V, V _{GS} = 0 V, T _J = 55 °C	-	-	5		
On-state drain current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30	-	-	Α	
Duning and an at-the production of 2	Б	V _{GS} = 10 V, I _D = 10 A	-	0.0027	0.0032	Ω	
Drain-source on-state resistance ^a	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 7 \text{ A}$	-	0.0044	0.0053		
Forward transconductance ^a	9 _{fs}	V _{DS} = 10 V, I _D = 10 A	=	57	-	S	
Dynamic ^b							
Input capacitance	C _{iss}		-	1030	-	pF	
Output capacitance	C _{oss}		=	340	-		
Reverse transfer capacitance	C _{rss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	30	-		
C _{rss} /C _{iss} ratio			-	0.028	0.055		
- tal and a discour	0	V _{DS} = 15 V, V _{GS} = 10 V, I _D = 20 A	-	14.8	22.2		
Total gate charge	Qg		-	6.7	10.0		
Gate-source charge	Q _{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$	-	3.8	-	nC	
Gate-drain charge	Q _{gd}		-	1.12	-		
Gate resistance	R_g	f = 1 MHz	0.24	1.2	2.4	Ω	
Turn-on delay time	t _{d(on)}		-	10	20		
Rise time	t _r	$V_{DD} = 15 \text{ V}, R_1 = 1 \Omega, I_D \cong 15 \text{ A},$	-	6	12		
Turn-off delay time	t _{d(off)}	$V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	-	23	46		
Fall time	t _f		-	6	12		
Turn-on delay time	t _{d(on)}		-	20	40	ns	
Rise time	t _r	$\begin{split} V_{DD} = 15 \text{ V, } R_L = 1 \Omega \text{, } I_D \cong 15 \text{ A,} \\ V_{GEN} = 4.5 \text{ V, } R_g = 1 \Omega \end{split}$	-	45	90		
Turn-off delay time	t _{d(off)}		-	20	40		
Fall time	t _f		-	12	24		
Drain-source Body Diode Characteris	tics			•			
Continuous source-drain diode current	I _S	T _C = 25°C	-	-	40.1	٨	
Pulse diode forward current	I _{SM}	-		-	150	Α	
Body diode voltage	V_{SD}	I _S = 15 A, V _{GS} = 0 V	-	0.85	1.2	V	
Body diode reverse recovery time	t _{rr}		-	13	26	ns	
Body diode reverse recovery charge	Q _{rr}	I _F = 15 A, di/dt = 100 A/µs,	-	3	6	nC	
Reverse recovery fall time	ta	T _J = 25 °C	-	6	-		
Reverse recovery rise time	t _b		-	7	-	ns	

Notes


- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %
- b. Guaranteed by design, not subject to production testing

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current and Gate







Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




Source-Drain Diode Forward Voltage




Threshold Voltage




On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power



Safe Operating Area, Junction-to-Ambient





Safe Operating Area, Junction-to-Case

Note

a. $V_{GS} > minimum \ V_{GS}$ at which $R_{DS(on)}$ is specified








Power, Junction-to-Case


Notes

- a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-ambient thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit
- b. V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified





Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62055.



Recommended Land Pattern PowerPAIR® 3 x 3FS BWL





Note

• Dimensions in mm

ECN: T23-0180-Rev. B, 16-May-2023

DWG: 3006



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.