

Si5345, Si5344, Si5342 Rev. D Family Reference Manual

Any-frequency, Any-output Jitter-Attenuators/Clock Multipliers Si5345, Si5344, Si5342 Family Reference Manual

This Family Reference Manual is intended to provide system, PCB design, signal integrity, and software engineers the necessary technical information to successfully use the Si5345/44/42 devices in end applications. The official device specifications can be found in the Si5345/44/42 data sheets.

RELATED DOCUMENTS

- Si5345/44/42 Rev D Data Sheet: https://www.skyworksinc.com/-/media/ Skyworks/SL/documents/public/datasheets/Si5345-44-42-D-DataSheet.pdf
- Si5345/44/42 Rev D Device Errata: https://www.skyworksinc.com/-/ media/Skyworks/SL/documents/public/ errata/Si5345-44-42-RevD-Errata.pdf
- Si5345 Rev D -EVB User Guide: https://www.skyworksinc.com/-/ media/Skyworks/SL/documents/public/ user-guides/Si5345-D-EVB.pdf
- Si5344 Rev D -EVB User Guide: https://www.skyworksinc.com/-/ media/Skyworks/SL/documents/public/ user-guides/Si5344-D-EVB.pdf
- Si5342 Rev D -EVB User Guide: https://www.skyworksinc.com/-/ media/Skyworks/SL/documents/public/ user-guides/Si5342-D-EVB.pdf
- Si534x/8x Jitter Attenuators Recommended Crystals, TCXO and OCXOs Reference Manual: https://www.skyworksinc.com/-/media/ Skyworks/SL/documents/public/referencemanuals/si534x-8x-9x-recommendedcrystals-rm.pdf

Table of Contents

1.	Overview	. 5
2.	Work Flow Expectations with ClockBuilder Pro™ and the Register Map	. 6
	2.1 Family Product Comparison	. 7
	2.2 Available Software Tools and Support	. 8
3.	DSPLL and MultiSynth	. 9
	3.1 Dividers	
	3.2 DSPLL Loop Bandwidth	.10
	3.2.1 Fastlock Feature	
	3.2.2 Holdover Exit Bandwidth	
4.	Modes of Operation	
	4.1 Reset and Initialization	
	4.2 Dynamic PLL Changes	.14
	4.3 NVM Programming	
	4.4 Free Run Mode	
	4.5 Acquisition Mode	
	4.6 Locked Mode	
	4.7 Holdover Mode	.17
5.	Clock Inputs	19
	5.1 Inputs (IN0, IN1, IN2, IN3)	
	5.1.1 Manual Input Switching.	
	5.1.2 Automatic Input Selection	
	5.2 Types of Inputs	
	5.2.2 Hitless Input Switching with Phase Buildout	
	5.2.3 Ramped Input Switching	
	5.2.4 Hitless Switching, LOL (loss of lock) and Fastlock	
	5.2.6 External Clock Switching	
	5.2.7 Synchronizing to Gapped Input Clocks	
	5.2.8 Rise Time Considerations	
	5.3 Fault Monitoring	
	5.3.1 Input Loss of Signal (LOS) Fault Detection	
	5.3.3 Loss of Lock (LOL) Fault Monitoring	
	5.4 Interrupt (INTR) Monitoring	.31
6.	Output Clocks	32
	6.1 Output Crosspoint Switch	
	6.2 Performance Guidelines for Outputs	

	6.3 Output Signal Format	
	6.3.1 Differential Output Terminations	
	6.3.2 Differential Output Swing Modes	
	6.3.3 Programmable Common Mode Voltage for Differential Outputs	
	6.3.4 LVCMOS Output Terminations	
	6.3.5 LVCMOS Output Impedance and Drive Strength Selection	
	6.3.6 LVCMOS Output Signal Swing	
	6.3.7 LVCMOS Output Polarity	
	6.3.8 Output Driver Settings for LVPECL, LVDS, HCSL, and CML	
	6.4 Output Enable/Disable	
	6.4.1 Output Driver State When Disabled	
	6.4.2 Synchronous Output Disable Feature	
	6.5 Output Buffer Supply Voltage Selection	
7.	. Zero Delay Mode	44
8.	. Digitally-Controlled Oscillator (DCO) Mode	46
	8.1 DCO with Frequency Increment/Decrement Pins/Bits	.47
	8.2 DCO with Direct Register Writes	.49
9.	. Serial interface	50
	9.1 I ² C Interface	.51
	9.2 SPI Interface	.53
1(0. Field Programming.	58
11	1. XA/XB External References	59
	11.1 Performance of External References	.59
	11.2 Recommended Crystals and External Oscillators	.60
	11.3 Register Settings to Control External XTAL Reference	.60
	11.3.1 XAXB_EXTCLK_EN Reference Clock Selection Register	.61
	11.3.2 PXAXB Pre-scale Divide Ratio for Reference Clock Register	.61
12	2. Crystal and Device Circuit Layout Recommendations	62
	12.1 64-Pin QFN Si5345 Layout Recommendations	.62
	12.1.1 Si5345 Applications without a Crystal	
	12.1.2 Si5345 Crystal Guidelines	
	12.1.3 Output Clocks	
	12.2 44-Pin QFN Si5344/42 Layout Recommendations	.71
	12.2.1 Si5342/44 Applications without a Crystal	
	12.2.2 Si5342/44 Crystal Guidelines	
13	3. Power Management	78
	13.1 Power Management Features	.78
	13.2 Power Supply Recommendations	.78
	13.3 Power Supply Sequencing	.79
	13.4 Grounding Vias	.79

14. Si5345 Register Map		80
14.1 Base vs. Factory Preprogrammed Devices		.80
14.1.2 "Factory Preprogrammed" (Custom OPN) Devices		
14.2 Register Map Pages and Default Settings Values		
15. Si5345 Register Definitions		
15.1 Page 0 Registers Si5345		
15.2 Page 1 Registers Si5345		
15.3 Page 2 Registers Si5345		101
15.4 Page 3 Registers Si5345		
15.5 Page 4 Registers Si5345		
15.6 Page 5 Registers Si5345		
15.7 Page 9 Registers Si5345		120
15.8 Page A Registers Si5345		122
15.9 Page B Registers Si5345		123
16. Si5344 Register Definitions		125
16.1 Page 0 Registers Si5344		125
16.2 Page 1 Registers Si5344		140
16.3 Page 2 Registers Si5344		144
16.4 Page 3 Registers Si5344		151
16.5 Page 4 Registers Si5344		153
16.6 Page 5 Registers Si5344		154
16.7 Page 9 Registers Si5344		163
16.8 Page A Registers Si5344		165
16.9 Page B Registers Si5344		166
17. Si5342 Register Definitions	 	168
17.1 Page 0 Registers Si5342		
17.2 Page 1 Registers Si5342		
17.3 Page 2 Registers Si5342		
17.4 Page 3 Registers Si5342		
17.5 Page 4 Registers Si5342		
17.6 Page 5 Registers Si5342		
17.7 Page 9 Registers Si5342		
17.8 Page A Registers Si5342		
17.9 Page B Registers Si5342		
18. Setting the Differential Output Driver to Non-Standard Amplitudes		
·	 •	
19. Revision History	 _	211

1. Overview

The Si5345/44/42 jitter attenuating clock multipliers combine 4th generation DSPLL and MultiSynth™ technologies to enable any-frequency clock generation for applications that require the highest level of jitter performance. These devices are programmable via a serial interface with in-circuit programmable non-volatile memory (NVM) ensuring power up with a known frequency configuration. Free-run, synchronous, and holdover modes of operation are supported offering both automatic and manual input clock switching. The loop filter is fully integrated on-chip eliminating the risk of potential noise coupling associated with discrete solutions. Further, the jitter attenuation bandwidth is digitally programmable providing jitter performance optimization at the application level.

These devices are capable of generating any combination of output frequency from any input frequency within the specified input and output range.

2. Work Flow Expectations with ClockBuilder Pro™ and the Register Map

This reference manual is to be used to describe all the functions and features of the parts in the product family with register map details on how to implement them. It is important to understand that the intent is for customers to use the ClockBuilder Pro software to provide the initial configuration for the device. Although the register map is documented, all the details of the algorithms to implement a valid frequency plan are fairly complex and are beyond the scope of this document. Real-time changes to the frequency plan and other operating settings are supported by the devices. However, describing all the possible changes is not a primary purpose of this document. Refer to Applications Notes and Knowledge Base article links within the ClockBuilder Pro GUI for information on how to implement the most common, real-time frequency plan changes.

The primary purpose of the software is that it saves having to understand all the complexities of the device. The software abstracts the details from the user to allow focus on the high level input and output configuration, making it intuitive to understand and configure for the end application. The software walks the user through each step, with explanations about each configuration step in the process to explain the different options available. The software will restrict the user from entering an invalid combination of selections. The final configuration settings can be saved, written to an EVB and a custom part number can be created for customers who prefer to order a factory preprogrammed device. The final register maps can be exported to text files, and comparisons can be done by viewing the settings in the register map described in this document.

2.1 Family Product Comparison

Table 2.1 Product Selection Guide on page 7 lists a comparison of the different family members.

Table 2.1. Product Selection Guide

Part Number	Number of Inputs	Number of MultiSynths	Number of Outputs	Package Type
Si5342	4	2	2	44-QFN
Si5344	4	4	4	44-QFN
Si5345	4	5	10	64-QFN




Figure 2.1. Block Diagram Si5345/44/42

2.2 Available Software Tools and Support

ClockBuilder Pro is a software tool that is used for the Si5345/44/42 family and other product families, capable of configuring the timing chip in an intuitive, easy-to-use, step-by-step process. The software abstracts the details from the user to allow focus on the high level input and output configuration, making it intuitive to understand and configure for the end application. The software walks the user through each step, with explanations about each configuration step in the process to explain the different options available. The software will restrict the user from entering an invalid combination of selections. The final configuration settings can be saved, written to a device or written to the EVB and a custom part number can be created. This is all done with one software tool. ClockBuilder Pro integrates all the data sheets, application notes and information that might be helpful in one environment. It is intended that customers will use the software tool for the proper configuration of the device. Register map descriptions given in the document should not be the only source of information for programming the device. The complexity of the algorithms is embedded in the software tool.

3. DSPLL and MultiSynth

The DSPLL is responsible for input frequency translation, jitter attenuation and wander filtering. Fractional input dividers (Pxn/Pxd) allow the DSPLL to perform hitless switching between input clocks (INx) that are fractionally related. Input switching is controlled manually or automatically using an internal state machine. The oscillator circuit (OSC) provides a frequency reference which determines output frequency stability and accuracy while the device is in free-run or holdover mode. Note that a XTAL (or suitable XO reference on XA/XB) is always required and is the jitter reference for the device. The high-performance MultiSynth dividers (Nxn/Nxd) generate integer or fractionally related output frequencies for the output stage. A crosspoint switch connects any of the MultiSynth generated frequencies to any of the outputs. A single MultiSynth output can connect to two or more output drivers. Additional integer division (R) determines the final output frequency as shown in Figure 3.1 Si5342 DSPLL and Multisynth System Flow Diagram on page 9.




Figure 3.1. Si5342 DSPLL and Multisynth System Flow Diagram

The frequency configuration of the DSPLL is programmable through the SPI or I²C serial interface and can also be stored in non-volatile memory or RAM. The combination of fractional input dividers (Pn/Pd), fractional frequency multiplication (Mn/Md), fractional output MultiSynth division (Nn/Nd), and integer output division (Rn) allows the generation of virtually any output frequency on any of the outputs. All divider values for a specific frequency plan are easily determined using the ClockBuilder Pro software.

3.1 Dividers

There are five divider classes within the Si5345/4/2. See Figure 1 for a block diagram that shows all of these dividers.

- 1. P-dividers: Wide range input dividers P3, P2, P1, P0
- MultiSynth divider: 48 bit numerator, 32 bit denominator, min value is 1
- · Practical range limited by phase detector and VCO range
- Each divider has an update bit that must be written to cause a newly written divider value to take effect.
- 2. Narrow range input divider: Pxaxb
- Only divides by 1, 2, 4, 8
- 3. Feedback M divider
- · MultiSynth divider
- · Integer or fractional divide values
- · 56 bit numerator, 32-bit denominator
- Practical range limited by phase detector and VCO range
- · Each divider has an update bit that must be written to cause a newly written divider value to take effect.
- 4. Output N divider
- · MultiSynth divider
- · Integer or fractional divide values
- · 44 bit numerator, 32 bit denominator
- Each divider has an update bit that must be written to cause a newly written divider value to take effect.
- 5. Output R divider
- · Only even integer divide values
- Min value is 2
- Maximum value is 2²⁵ 2

3.2 DSPLL Loop Bandwidth

The DSPLL loop bandwidth determines the amount of input clock jitter attenuation and wander filtering. Register configurable DSPLL loop bandwidth settings in the range of 0.1 Hz to 4 kHz are available for selection. Since the loop bandwidth is controlled digitally, the DSPLL will always remain stable with less than 0.1 dB of peaking regardless of the loop bandwidth selection. The DSPLL loop bandwidth is set in registers 0x0508-0x050D and are determined using ClockBuilder Pro.

The higher the PLL bandwidth is set relative to the phase detector frequency (F_{pfd}), the more chance that F_{pfd} will cause a spur in the Phase Noise plot of the output clock and increase the output jitter. To guarantee the best phase noise/jitter it is recommended that the normal PLL bandwidth be kept less than F_{pfd} /160 although ratios of F_{pfd} /100 will typically work fine.

Table 3.1. PLL Bandwidth Registers

Register Name	Hex Address [Bit Field]	Function
BWx_PLL		Determines the loop BW for the DSPLL. This is set by CBPro. See CBPro for a correlation of bandwidths and values.

3.2.1 Fastlock Feature

Selecting a low DSPLL loop bandwidth (e.g. 0.1 Hz) will generally lengthen the lock acquisition time. The Fastlock feature allows setting a temporary Fastlock Loop Bandwidth that is used during the lock acquisition process to reduce lock time. Higher Fastlock loop bandwidth settings will enable the DSPLLs to lock faster. Fastlock Bandwidth settings in the range from 100 Hz up to 4 kHz are available for selection. Once lock acquisition has completed, the DSPLL's loop bandwidth will automatically revert to the DSPLL Loop Bandwidth setting. The Fastlock feature can be enabled or disabled independently by register control. If enabled, when LOL is asserted Fastlock will be automatically enabled. When LOL is no longer asserted, Fastlock will be automatically disabled.

Note: This update bit will latch new values for Loop, Fastlock, and Holdover bandwidths simultaneously.

Table 3.2. Fastlock Registers

Register Name	Hex Address [Bit Field]	Function
FASTLOCK_AUTO_EN	0x052B[0]	Auto Fastlock Enable/Disable
FASTLOCK_MAN	0x052B[1]	0 for normal operation, 1 to force fast lock
FASTLOCK_BW_PLL	0x050E[7:0]-0x0513[7:0]	Fastlock BW selection.

The loss of lock (LOL) feature is a fault monitoring mechanism. Details of the LOL feature can be found in 5.3.3 Loss of Lock (LOL) Fault Monitoring.

3.2.2 Holdover Exit Bandwidth

In addition to the operating loop and fastlock bandwidths, there is also a user-selectable bandwidth when exiting holdover and locking or relocking to an input clock, available when ramping is disabled (HOLD_RAMP_BYP = 1). CBPro sets this value equal to the loop bandwidth by default.

Note: The BW UPDATE bit will latch new values for Loop, Fastlock, and Holodver bandwidths simultaneously.

Table 3.3. DSPLL Holdover Exit Bandwidth Registers

Register Name	Hex Address	Function
HOLDEXIT_BW		Determines the Holdover Exit BW for the DSPLL. Parameters are generated by ClockBuilder Pro. See CBPro for the generated values and corresponding bandwidths.

4. Modes of Operation

After initialization the DSPLL will operate in one of the following modes: Free-run, lock-acquisition, locked, or holdover. See Figure 4.1 Modes of Operation on page 12 below for the state diagram showing the modes of operation. The following sections describe each of these modes in greater detail.




Figure 4.1. Modes of Operation

4.1 Reset and Initialization

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initialization period is complete. No clocks will be generated until initialization is complete.

There are two types of resets available. A hard reset is functionally similar to a device power-up. All registers are restored to the values stored in NVM, and all circuits, including the serial interface, are restored to their initial state. A hard reset is initiated using the RST pin or by asserting the hard reset bit. A soft reset bypasses the NVM download. It is simply used to initiate register configuration changes. Table 4.1 Reset Registers on page 13 lists the reset and control registers.




Figure 4.2. Si5345/44/42 Memory Configuration

Table 4.1. Reset Registers

Register Name	Hex Ad- dress [Bit Field]	Function
HARD_RST	0x001E[1]	Performs the same function as power cycling the device. All registers will be restored to their default values.
SOFT_RST	0x001C[0]	Performs a soft reset. Initiates register configuration changes.




Figure 4.3. Initialization from Hard Reset and Soft Reset

The Si5345/44/42 is fully configurable using the serial interface (I²C or SPI). At power up the device downloads its default register values from internal non-volatile memory (NVM). Application specific default configurations can be written into NVM allowing the device to generate specific clock frequencies at power-up. Writing default values to NVM is in-circuit programmable with normal operating power supply voltages applied to its VDD (1.8V) and VDDA (3.3 V) pins.

4.2 Dynamic PLL Changes

It is possible for a PLL to become unresponsive (i.e., lose lock indefinitely) when it is dynamically reprogrammed or changed via the serial port. Reprogramming/changing the N divider does not affect the PLL. Any change that causes the VCO frequency to change by more than 250 ppm since Power-up, NVM download, or SOFT_RST requires the following special sequence of writes. Changes to the following registers require the this special sequence of writes:

- PXAXB
- MXAXB_NUM
- MXAXB DEN
- M NUM
- M DEN
- 1. First, write in the preamble

Write 0x0B24 = 0xC0

Write 0x0B25 = 0x00

Write 0x0540 = 0x01 (NOTE: for all new designs it is recommend that this register be written as part of the preamble. In some rare cases, omitting this write may result in a one-time LOL occurrence. However, if this issue has not occurred with your current frequency plan it is not likely to occur)

- 2. Wait 300 ms.
- 3. Then perform the desired register modifications
- 4. Write SOFT_RST 0x001C[0] = 1
- 5. Write the post-amble

Write 0x0540 = 0x00 (NOTE: for all new designs it is recommend that this register be written as part of the post-amble. In some rare cases, omitting this write may result in a one-time LOL occurrence. However, if this issue has not occurred with your current frequency plan it is not likely to occur)

Write 0x0B24 = 0xC3

Write 0x0B25 = 0x02

Note: This programming sequence applies only to Rev D and later and has changed for revision D and later from what it was in the earlier revisions. The preamble and postamble values for updating certain registers during device operation are different for earlier revisions. Either the new or old values below may be written to revision D or later devices without issue. No system software changes are necessary for legacy systems. When writing old values, note that reading back these registers will not give the written old values, but will reflect the new values. Skyworks recommends using the new values for all revision D (described above) and later designs, since the write and read values will match. Please contact Skyworks if you need information about an earlier revision. Please always ensure to use the correct sequence for the correct revision of the device. Also check for the latest information online. This information is updated from time to time. The latest information is always posted online.

4.3 NVM Programming

Devices have two categories of non-volatile memory: user NVM and factory (Skyworks) NVM. Each type is segmented into NVM banks. There are three user NVM banks, one of which is used for factory programming (whether a base part or an Orderable Part Number). User NVM can be therefore be burned in the field up to two times. Factory NVM cannot be modified, and contains fixed configuration information for the device.

The ACTIVE_NVM_BANK device setting can be used to determine which user NVM bank is currently being used and therefore how many banks, if any, are available to burn. The following table describes possible values:

Active NVM BANK Value (Decimal)	Number of User Banks Burned	Number of User Banks Available to Burn
3 (factory state)	1	2
15	2	1
63	3	0

Note: While polling DEVICE_READY during the procedure below, the following conditions must be met in order to ensure that the correct values are written into the NVM:

- VDD and VDDA power must both be stable throughout the process.
- No additional registers may be written or read during DEVICE_READY polling. This includes the PAGE register at address 0x01. DEVICE_READY is available on every register page, so no page change is needed to read it.
- Only the DEVICE READY register (0xFE) should be read during this time.

The procedure for writing registers into NVM is as follows:

- 1. Write all registers as needed. Verify device operation before writing registers to NVM.
- 2. You may write to the user scratch space (Registers 0x026B to 0x0272 DESIGN_ID0-DESIGN_ID7) to identify the contents of the NVM bank.
- 3. Write 0xC7 to NVM_WRITE register.
- 4. Poll DEVICE READY until DEVICE READY=0x0F.
- 5. Set NVM READ BANK 0x00E4[0]=1. This will load the NVM contents into non-volatile memory.
- 6. Poll DEVICE READY until DEVICE READY=0x0F.
- 7. Read ACTIVE_NVM_BANK and verify that the value is the next highest value in the table above. For example, from the factory it will be a 3. After NVM WRITE, the value will be 15.

Alternatively, steps 5 and 6 can be replaced with a Hard Reset, either by RSTb pin, HARD_RST register bit, or power cycling the device to generate a POR. All of these actions will load the new NVM contents back into the device registers.

The ClockBuilder Pro Field Programmer kit is a USB attached device to program supported devices either in-system (wired to your PCB) or in-socket (by purchasing the appropriate field programmer socket). ClockBuilder Pro software is then used to burn a device configuration (project file). Learn more at https://www.skyworksinc.com/en/products/timing/evaluation-kits/general/clockbuilder-pro-field-programmer.

Table 4.2. NVM Programming Registers

Register Name	Hex Address	Function
	[Bit Field]	
ACTIVE_NVM_BANK	0x00E2[7:0]	Identifies the active NVM bank.
NVM_WRITE	0x00E3[7:0]	Initiates an NVM write when written with value 0xC7.
NVM_READ_BANK	0x00E4[0]	Download register values with content stored in NVM.
DEVICE_READY	0x00FE[7:0]	Indicates that the device is ready to accept commands when value = 0x0F.

Warning: Any attempt to read or write any register other than DEVICE_READY before DEVICE_READY reads as 0x0F may corrupt the NVM programming and may corrupt the register contents, as they are read from NVM. Note that this includes accesses to the PAGE register.

4.4 Free Run Mode

The DSPLL will automatically enter freerun mode once power is applied to the device and initialization is complete. The frequency accuracy of the generated output clocks in freerun mode is entirely dependent on the frequency accuracy of the external crystal or reference clock on the XA/XB pins. For example, if the crystal frequency is ±100 ppm, then all the output clocks will be generated at their configured frequency ±100 ppm in freerun mode. Any drift of the crystal frequency will be tracked at the output clock frequencies. A TCXO or OCXO is recommended for applications that need better frequency accuracy and stability while in freerun or holdover modes. Because there is little or no jitter attenuation from the XAXB pins to the clock outputs, a low-jitter XAXB source will be needed for low-jitter clock outputs.

4.5 Acquisition Mode

The device monitors all inputs for a valid clock. If at least one valid clock is available for synchronization, the DSPLL will automatically start the lock acquisition process. If the fast lock feature is enabled, the DSPLL will acquire lock using the Fastlock Loop Bandwidth setting and then transition to the DSPLL Loop Bandwidth setting when lock acquisition is complete. During lock acquisition the outputs will generate a clock that follows the VCO frequency change as it pulls-in to the input clock frequency.

4.6 Locked Mode

Once locked, the DSPLL will generate output clocks that are both frequency and phase locked to its selected input clock. At this point any XTAL frequency drift will typically not affect the output frequency. A loss of lock pin (LOL) and status bit indicate when lock is achieved. See 5.3.3 Loss of Lock (LOL) Fault Monitoring for more details on the operation of the loss of lock circuit.

4.7 Holdover Mode

The DSPLL if programmed for holdover mode will automatically enter Holdover mode when the selected input clock becomes invalid and no other valid input clocks are available for selection. It uses an averaged input clock frequency as its final holdover frequency to minimize the disturbance of the output clock phase and frequency when an input clock suddenly fails. The holdover circuit stores up to 120 seconds of historical frequency data while locked to a valid clock input. The final averaged holdover frequency value is calculated from a programmable window within the stored historical frequency data. Both the window size and the delay are programmable as shown in the figure below. The window size determines the amount of holdover frequency averaging. This delay value allows recent frequency information to be ignored for Holdover in cases where the input clock source frequency changes as it is removed.




Figure 4.4. Programmable Holdover Window

When entering Holdover, the DSPLL will pull its output clock frequency to the calculated averaged holdover frequency. While in Holdover, the output frequency drift is entirely dependent on the external crystal or external reference clock connected to the XAXB pins. If the clock input becomes valid, the DSPLL will automatically exit the Holdover mode and re-acquire lock to the new input clock. This process involves pulling the output clock frequency to achieve frequency and phase lock with the input clock. This pull-in process is Glitchless and its rate is controlled by the DSPLL bandwidth or the Fastlock bandwidth, if Fastlock is enabled. These options are register programmable.

The recommended mode of exit from holdover is a ramp in frequency. Just before the exit begins, the frequency difference between the output frequency while in holdover and the desired, new output frequency is measured. It is quite possible (even likely) that the new output clock frequency will not be the same as the holdover output frequency because the new input clock frequency might have changed and the holdover history circuit may have changed the holdover output frequency. The ramp logic calculates the difference in frequency between the holdover frequency and the new, desired output frequency. Using the user selected ramp rate, the correct ramp time is calculated. The output ramp rate is then applied for the correct amount of time so that when the ramp ends, the output frequency will be the desired new frequency. Using the ramp, the transition between the two frequencies is smooth and linear. The ramp rate can be selected to be very slow (0.2 ppm/sec), very fast (40,000 ppm/sec) or any of approximately 40 values that are in between. The loop BW values do not limit or affect the ramp rate selections and vice versa. CBPro defaults to ramped exit from holdover. Ramped exit from holdover is also used for ramped input clock switching. See 5.2.3 Ramped Input Switching for more information.

As shown in Figure 4.1 Modes of Operation on page 12, the Holdover and Freerun modes are closely related. The device will only enter Holdover if a valid clock has been selected long enough for the holdover history to become valid, i.e., HOLD_HIST_VALID = 1. If the clock fails before the combined HOLD_HIST_LEN + HOLD_HIST_DELAY time has been met, HOLD_HIST_VALID = 0 and the device will enter Freerun mode instead. Reducing the HOLD_HIST_LEN and HOLD_HIST_DELAY times will allow Holdover in less time, limited by the source clock failure and wander characteristics. Note that the Holdover history accumulation is suspended when the input clock is removed and resumes accumulating when a valid input clock is again presented to the DSPLL.

Register Name	Hex Address [Bit Field]	Function
Holdover Status		
HOLD	0x000E[5]	DSPLL Holdover status indicator.
		0: Normal Operation
		1: In Holdover/Freerun Mode:
		HOLD_HIST_VALID = 0 ? Freerun Mode
		HOLD_HIST_VALID = 1 ? Holdover Mode

Table 4.3. Holdover Mode Control Registers

Register Name	Hex Address [Bit Field]	Function
HOLD_FLG	0x0013[5]	Holdover indicator sticky flag bit. Remains asserted after the indicator bit shows a fault until cleared by the user. Writing a 0 to the flag bit will clear it if the indicator bit is no longer asserted.
HOLD_INTR_MSK	0x0019[5]	Masks Holdover/Freerun from generating INTR interrupt.
		0: Allow Holdover/Freerun interrupt (default)
		1: Mask (ignore) Holdover/Freerun for interrupt
HOLD_HIST_VALID	0x053F[1]	Holdover historical frequency data valid.
		0: Incomplete Holdover history, Freerun mode available
		1: Valid Holdover history, Holdover mode available
	Но	oldover Control and Settings
HOLD_HIST_LEN	0x052E[4:0]	Window Length time for historical average frequency used in Holdover mode. Window Length in seconds (s):
		Window Length = $((2^{LEN}) - 1) \times 268 \text{ ns}$
HOLD_HIST_DELAY	0x052F[4:0]	Delay Time to ignore data for historical average frequency in Holdover mode. Delay Time in seconds (s):
		Delay Time (s) = (2 ^{DELAY}) x 268 ns
FORCE_HOLD	0x0535[0]	Force the device into Holdover mode. Used to hold the device output clocks while retraining an upstream input clock.
		0: Normal Operation
		1: Force Holdover/Freerun Mode:
		HOLD_HIST_VALID = 0 ? Freerun Mode
		HOLD_HIST_VALID = 1 ? Holdover Mode
		Holdover Exit Control
HOLD_RAMP_BYP	0x052C[3]	Holdover Exit Ramp Bypass
		0: Use Ramp when exiting from Holdover (default)
		1: Use Holdover/Fastlock/Loop bandwidth when exiting from Holdover
HOLDEXIT_BW_SEL0	0x059B[6]	Select the exit bandwidth from Holdover when ramped exit is not selected (HOLD_RAMP_BYP = 1).
		00: Use Fastlock bandwidth on Holdover exit
		01: Use Holdover Exit bandwidth on Holdover exit (default)
		10, 11: Use Normal Loop bandwidth on Holdover exit
HOLDEXIT_BW_SEL1	0x052C[4]	Select the exit bandwidth from Holdover when ramped exit is not selected (HOLD_RAMP_BYP = 1).
		00: Use Fastlock bandwidth on Holdover exit
		01: Use Holdover Exit bandwidth on Holdover exit (default)
		10, 11: Use Normal Loop bandwidth on Holdover exit
RAMP_STEP_INTERVAL	0x052C[7:5]	Time Interval of the frequency ramp steps when ramping between inputs or exiting holdover.
RAMP_STEP_SIZE	0x05A6[2:0]	Size of the frequency ramp steps when ramping between inputs or exiting holdover.

5. Clock Inputs

The Si5342/44/45 support 4 inputs that can be used to synchronize to the internal DSPLL.

5.1 Inputs (IN0, IN1, IN2, IN3)

The inputs accept both standard format inputs and low-duty-cycle pulsed CMOS clocks. Input selection from CLK_SWITCH_MODE can be manual (pin or register controlled) or automatic with user definable priorities. Register 0x052A is used to select pin or register control, and to configure the input as shown below in Table 5.1 Input Selection Configuration on page 19.

Table 5.1. Input Selection Configuration

Register Name	Hex Address [Bit Field]	Function	
CLK_SWITCH_MODE	0x0536[1:0]	Selects manual or automatic switching modes. Automatic mode can be revertive or non-revertive. Selections are the following:	
		00 Manual,01 Automatic non-revertive	
		02 Automatic revertive, 03 Reserved	
IN_SEL_REGCTRL	0x052A [0]	0 for pin controlled clock selection	
		1 for register controlled clock selection	
IN_SEL	0x052A [2:1]	0 for IN0, 1 for IN1,	
		2 for IN2, 3 for IN3 (or FB_IN)	

5.1.1 Manual Input Switching

In manual mode, CLK SWITCH MODE=0x00.

Input switching can be done manually using the IN_SEL[1:0] device pins from the package or through register 0x052A IN_SEL[2:1]. Bit 0 of register 0x052A determines if the input selection is pin selectable or register selectable. The default is pin selectable. The following table describes the input selection on the pins. Note that when Zero Delay Mode is enabled, the FB_IN pins will become the feedback input and IN3 therefore is not available as a clock input. Also, in Zero Delay Mode, ZDM_EN must be set and register based input clock selection must be done with ZDM_IN_SEL. If there is no clock signal on the selected input, the device will automatically enter free-run or holdover mode.

Table 5.2. Manual Input Selection using IN SEL[1:0] Pins

IN_SEL[1:0] DEVICE PINS	Zero Delay Mode Disabled	Zero Delay Mode Enabled
00	IN0	IN0
01	IN1	IN1
10	IN2	IN2
11	IN3	Reserved

5.1.2 Automatic Input Selection

In automatic mode CLK SWITCH MODE = 0x01 (non-revertive) or 0x02 (revertive)

An automatic input selection is available in addition to the above mentioned manual switching option described in 5.1.1 Manual Input Switching. In automatic mode, the selection criteria is based on input clock qualification, input priority and the revertive option. The IN_SEL[1:0] pins or IN_SEL[2:1] register bits are not used in automatic input selection. Also, only input clocks that are valid (i.e., with no active alarms) can be selected by the automatic clock selection. If there are no valid input clocks available the DSPLL will enter the holdover mode. With revertive switching enabled, the highest priority input with a valid input clock is always selected. If an input with a higher priority becomes valid then an automatic switchover to that input will be initiated. With non-revertive switching, the active input will always remain selected while it is valid. If it becomes invalid an automatic switchover to a valid input with the highest priority will be initiated.

Table 5.3. Registers for Automatic Input Selection


Register Name	Hex Address [Bit Field]	Function	
CLK_SWITCH_MOD E	0x0536[1:0]	Selects manual or automatic switching modes. Automatic mode can be revertive or non-revertive. Selections are the following: 00 Manual,01 Automatic non-revertive 02 Automatic revertive, 03 Reserved	
ZDM_EN	0x0487[0]	0: disable zero delay mode 1: enable zero delay mode	
ZDM_IN_SEL	0x0487[2:1]	Selects the input when in manual register controlled mode when zero delay mode is enabled. Selections are IN0, IN1, IN2. A register value of 3 is not allowed.	
ZDM_AUTOSW_EN	0x0487[4]	automatic switching disabled for zero-delay mode automatic input switching enabled and input clock selection governed by automatic input switching engine	
IN0_PRIORITY	0x0538[2:0]		
IN1_PRIORITY	0x0538[6:4]	IN0, IN1, IN2, IN3 priority select for the automatic selection state machine. Priority	
IN2_PRIORITY	0x0539[2:0]	selections are 1,2,3,4, or zero for no priority.	
IN3_PRIORITY	0x0539[6:4]		
IN_LOS_MSK	0x0537[3:0]	Determines the LOS status for IN3,2,1,0 and is used in determining a valid clock for automatic input selection	
		0 to use LOS in clock selection logic, 1 to mask LOS from the clock selection logic	
IN_OOF_MSK	0x0537[7:4]	Determines the OOF status for IN3,2,1,0 and is used in determining a valid clock for the automatic input selection	
		0 to use OOF in the clock selection logic, 1 to mask the OOF from the clock selection logic	

When in zero delay mode (ZDM_EN (0x0487[0]) the phase difference between the output, which is connected to the selected input, will be nulled to zero. However the IO delay variation will substantially increase in ZDM mode if the Fpfd is below 128 kHz. When in zero delay mode, the DSPLL must have the phase buildout turned off for input switching or else the IO delay can change on each input switch. Manual control of the input clock selection is by either pin or register and also depends upon the device being in zero delay mode or not. See Table 5.4 Register 0x0949 Clock Input Control and Configuration on page 22.

5.2 Types of Inputs


Each of the four different inputs IN0–IN3 can be configured as standard LVDS, LVPECL, HCL, CML, and single-ended LVCMOS formats, or as a low duty cycle pulsed CMOS format. The standard format inputs have a nominal 50% duty cycle, must be ac-coupled and use the "Standard" Input Buffer selection as these pins are internally dc-biased to approximately 0.83 V. The pulsed CMOS input format allows pulse-based inputs, such as frame-sync and other synchronization signals, having a duty cycle much less than 50%. These pulsed CMOS signals are dc-coupled and use the "Pulsed CMOS" Input Buffer selection. In all cases, the inputs should be terminated near the device input pins as shown in Figure 5.1 Input Termination for Standard and Pulsed CMOS Inputs on page 21. The resistor divider values given below will work with up to 1 MHz pulsed inputs.

Standard AC-Coupled Differential (IN0-IN3)




* These caps should have < ~5 ohms capacitive reactance at the clock input frequency.

Standard AC-Coupled Single-Ended (IN0-IN3)



Only when 3.3V LVCMOS driver is present, use R2 = 845 ohm and R1 = 267 ohm if needed to keep the signal at INx < 3.6 Vpp_se. Including C1 = 6 pf may improve the output jitter due to faster input slew rate at INx. If attenuation is not needed for Inx<3.6Vppse, make R1 = 0 ohm and omit C1, R2 and the capacitor below R2. C1, R1, and R2 should be physically placed as close as practicle to the device input pins. *This cap should have less than ~20 ohms of capacitive reactance at the clock input frequency

DC-Coupled Pulsed CMOS only for Frequencies < 1MHz (IN0-IN3)



Note: See Datasheet for input clock specifications

Figure 5.1. Input Termination for Standard and Pulsed CMOS Inputs

Note: Floating clock inputs are noise sensitive. Add a cap to non-CMOS unused clock inputs.

Input clock buffers are enabled by setting the IN_EN 0x0949[3:0] bits appropriately for IN3 through IN0. Unused clock inputs may be powered down and left unconnected at the system level. For standard mode inputs, both input pins must be properly connected as shown in Figure 5.1 Input Termination for Standard and Pulsed CMOS Inputs on page 21 above, including the "Standard AC Coupled Single Ended" case. In Pulsed CMOS mode, it is not necessary to connect the inverting INx input pin. To place the input buffer into Pulsed CMOS mode, the corresponding bit must be set in IN PULSED CMOS EN 0x0949[7:4] for IN3 through IN0.

Table 5.4. Register 0x0949 Clock Input Control and Configuration

Register Name	Hex Address [Bit Field]	Function
IN_EN	0x0949[3:0]	Enables for the four inputs clocks, IN0 through IN3.
		1 to enable.
IN_PULSED_CMOS_EN	0x0949[7:4]	Selects CMOS or differential receiver for IN3, IN2, IN1, IN0. Defaults to differential input.
		Differential = 0, CMOS = 1

5.2.1 Unused Inputs

Unused inputs can be disabled and left unconnected when not in use. Register 0x0949[3:0] defaults the input clocks to being enabled. Clearing the unused input bits will disable them.

5.2.2 Hitless Input Switching with Phase Buildout

Phase buildout, also referred to as hitless switching, prevents a phase change from propagating to the output when switching between two clock inputs with the exact same frequency and a fixed phase relationship (i.e., they are phase/frequency locked, but with a non-zero phase difference). When phase buildout is enabled, the DSPLL absorbs the phase difference between the two input clocks during a clock switch. When phase buildout is disabled, the phase difference between the two inputs is propagated to the output at a rate determined by the DSPLL loop bandwidth. It supports a minimum input frequency of 8 kHz, but if a fractional P input divider is used, the input frequency must be 300 MHz or higher in order to ensure proper operation. Note that hitless switching is not available in zero delay mode.

Table 5.5. Hitless Switching Enable Bit

	Hex Ad- dress [Bit Field]	Function
HSW_EN	0x0536[2]	Hitless switching is enabled = 1, or disabled = 0.

5.2.3 Ramped Input Switching

If switching between input clocks that are not exactly the same frequency (i.e. are plesiochronous), ramped switching should be enabled to ensure a smooth transition between the two inputs. In this situation, it is also advisable to enable phase buildout to minimize the input-to-output clock skew after the clock switch ramp has completed.

When ramped clock switching is enabled, the Si5345/44/42 will very briefly go into holdover and then immediately exit from holdover. This means that ramped switching will behave the same as an exit from holdover. This is particularly important when switching between two input clocks that are not the same frequency because the transition between the two frequencies will be smooth and linear. Ramped switching should be turned off when switching between input clocks that are always frequency-locked (i.e., are the same exact frequency). Because ramped switching avoids frequency transients and overshoot when switching between clocks that are not the same frequency, CBPro defaults to ramped clock switching. The same ramp rate settings are used for both exit from holdover and clock switching. For more information on ramped exit from holdover including the ramp rate, see 4.7 Holdover Mode.

Table 5.6. Ramped Input Switching Control Registers

Setting Name Hex Address [Bit Field]		Function	
RAMP_SWITCH_EN	0x05A6[3]	Enable frequency ramping on an input switch.	
HSW_MODE	0x053A[1:0]	Input switching mode select.	

5.2.4 Hitless Switching, LOL (loss of lock) and Fastlock

When doing a clock switch between clock inputs that are frequency locked, LOL might momentarily be asserted. If so programmed, the assertion of LOL with invoke Fastlock. Because Fastlock temporarily increases the loop BW by asynchronously inserting new filter parameters into the DSPLL's closed loop, there may be transients at the clock outputs when Fastlock is either entered or exited. For this reason, it is suggested that automatic entry into Fastlock be disabled by writing a zero to FASTLOCK_AUTO_EN at 0x52B[0] whenever a clock switch might occur. For more details on hitless switching please refer to AN1057: Hitless Switching using Si534x/8x Devices.

5.2.5 Glitchless Input Switching

The DSPLL has the ability to switch between two input clock frequencies that are up to ±500 ppm apart. The DSPLL will pull-in to the new frequency at a rate determined by the DSPLL loop bandwidth. The DSPLL loop bandwidth is set using registers 0x0508–0x050D. Note that if "Fastlock" is enabled then the DSPLL will pull-in to the new frequency using the Fastlock Loop Bandwidth. Depending on the LOL configuration settings, the loss of lock (LOL) indicator may assert while the DSPLL is pulling-in to the new clock frequency. There will never be output runt pulses generated at the output during the transition.

5.2.6 External Clock Switching

External clock switches should be avoided because the Si5342/4/5 has no way of knowing when a clock switch will or has occurred. Because of this, neither the phase buildout engine or the ramp logic can be used. If expansion beyond the four clock inputs is an important issue, please see AN1111: Si534x/8x Input Clock Expander which describes how an external FPGA can be used for this purpose.

5.2.7 Synchronizing to Gapped Input Clocks

The DSPLL supports locking to an input clock that has missing clock periods. This is also referred to as a gapped clock. The purpose of gapped clocking is to modulate the frequency of a periodic clock by selectively removing some of its cycles. Gapping a clock severely increases its jitter so a phase-locked loop with high jitter tolerance and low loop bandwidth is required to produce a low-jitter, truly periodic clock. The resulting output will be a periodic non-gapped clock with an average frequency of the input with its missing cycles. For example, an input clock of 100 MHz with one cycle removed every 10 cycles will result in a 90 MHz periodic non-gapped output clock. A valid gapped clock input must have a minimum frequency of 10 MHz with a maximum of 2 missing cycles out of every 8.

When properly configured, locking to a gapped clock will not trigger the LOS, OOF, and LOL fault monitors. Clock switching between gapped clocks may violate the hitless switching specification for a maximum phase transient, when the switch occurs during a gap in either input clocks. Figure 5.2 Generating an Averaged Non Gapped Output Frequency from a Gapped Input on page 23 shows a 100 MHz clock with one cycle removed every 10 cycles, which results in a 90 MHz periodic non-gapped output clock.




Figure 5.2. Generating an Averaged Non Gapped Output Frequency from a Gapped Input

5.2.8 Rise Time Considerations

It is well known that slow rise time signals with low slew rates are a cause of increased jitter. In spite of the fact that the low loop BW of the Si5342/44/45 will attenuate a good portion of the jitter that is associated with a slow rise time clock input, if the slew rate is low enough, the output jitter will increase. The following figure shows the effect of a low slew rate on RMS jitter for a differential clock input. The figure shows the relative increase in the amount of RMS jitter due to slow rise time and is not intended to show absolute jitter values.




Figure 5.3. Effect of Low Slew Rate on RMS Jitter

5.3 Fault Monitoring

The four clocks (IN0, IN1, IN2, IN3/FB_IN) are monitored for loss of signal (LOS) and out-of-frequency (OOF). Note that the reference at the XA/XB pins is also monitored for LOS since it provides a critical reference clock for the DSPLL. There is also a Loss of Lock (LOL) indicator asserted when the DSPLL loses synchronization within the feedback loop. Figure 5.4 Si5342/44/45 Fault Monitors on page 25 shows the fault monitors for each input path going into the DSPLL, which includes the crystal input as well as IN0-3.




Figure 5.4. Si5342/44/45 Fault Monitors

5.3.1 Input Loss of Signal (LOS) Fault Detection

The loss of signal monitor measures the period of each input clock cycle to detect phase irregularities or missing clock edges. Each of the input LOS circuits has its own programmable sensitivity which allows ignoring missing edges or intermittent errors. Loss of signal sensitivity is configurable using the ClockBuilder Pro utility. The LOS status for each of the monitors is accessible by reading a status register. The live LOS register always displays the current LOS state and a sticky register when set, always stays asserted until cleared by the user.




Figure 5.5. LOS Status Indicators

A LOS monitor is also available to ensure that the external crystal or reference clock is valid. By default the output clocks are disabled when LOSXAXB is detected. This feature can be disabled such that the device will continue to produce output clocks even when LOSXAXB is detected. Single-ended inputs must be connected to the XA input pin with the XB pin terminated properly for LOSXAXB to function correctly. The table below lists the loss of signal status indicators and fault monitoring control registers.

Table 5.7. Loss of Signal Status Monitoring and Control Registers

Register Name	Hex Address [Bit Field]	Function	
LOS	0x000D[3:0]	LOS status monitor for IN3 (bit3), IN2 (bit2), IN1(bit1), IN0 (bit0) indicates if a valid clock is detected. A set bit indicates the input is LOS.	
SYSINCAL	0x000C[0]	Asserted when in calibration	
LOSXAXB	0x000C[1]	LOS status monitor for the STAL or REFCLK at the XA/XB pins	
LOS_FLG	0x0012[3:0]	LOS status monitor sticky bits for IN3, IN2, IN1, IN0. Sticky bits will remain asserted when a LOS event occurs until manually cleared. Writing zero to the bit will clear it.	
SYSINCAL_FLG	0x0011[0]	SYSINCAL sticky bit. Sticky bits will remain asserted until written with a zero to clear.	
LOSXAXB_FLG	0x0011[1]	LOS status monitor sticky bits for XAXB. Sticky bits will remain asserted when a LOS event occurs until cleared. Writing zero to the bit will clear it.	
LOS_EN	0x002C[3:0]	LOS monitor enable for IN3, IN2, IN1, IN0. Allows disabling the monitor if unused.	
		0: Disable LOS Detection	
		1: Enable LOS Detection (default)	
LOSXAXB_DIS	0x002C[4]	Enable LOS detection on the XAXB inputs.	
		0: Enable LOS Detection (default)	
		1: Disable LOS Detection	
LOS_TRIG_THR	0x002E[7:0]-0 x0035[7:0]	Sets the LOS trigger threshold and clear sensitivity for IN3, IN2, IN1, IN0. These 16- bit values are determined by ClockBuilder Pro	
LOS_CLR_THR	0x0036[7:0]-0 x003D[7:0]		
LOS_VAL_TIME	0x002D[7:0]	LOS clear validation time for IN3, IN2, IN1, IN0. This sets the time that an input must have a valid clock before the LOS condition is cleared. Settings of 2ms, 100ms, 200ms, and 1 s are available.	
LOS_INTR_MSK	0x0018[3:0]	This is the LOS interrupt mask, which can be cleared to trigger an interrupt on the INTR pin if an LOS occurs for IN0-3.	

5.3.2 Out of Frequency (OOF) Fault Detection

Each input clock is monitored for frequency accuracy with respect to an OOF reference which it considers as its 0 ppm reference. This OOF reference can be selected as either:

XA/XB pins

Any input clock (IN0, IN1, IN2, IN3)

The final OOF status is determined by the combination of both a precise OOF monitor and a fast OOF monitor as shown in Figure 9. An option to disable either monitor is also available. The live OOF register always displays the current OOF state and its sticky register bit stays asserted until cleared.




Figure 5.6. OOF Status Indicator

The Precision OOF monitor circuit measures the frequency of all input clocks to within up to ±0.0625 ppm accuracy with respect to the selected OOF frequency reference. A valid input clock frequency is one that remains within the register-programmable OOF frequency range of from ±0.0625 ppm to ±512 ppm in steps of 1/16 ppm. A configurable amount of hysteresis is also available to prevent the OOF status from toggling at the failure boundary. An example is shown in the figure below. In this case, the OOF monitor is configured with a valid frequency range of ±6 ppm and with 2 ppm of hysteresis. An option to use one of the input pins (IN0–IN3) as the 0 ppm OOF reference instead of the XAXB pins is available. These options are all register configurable.




Figure 5.7. Example of Precise OOF Monitor Assertion and De-assertion Triggers

Table 5.8 Out-of-Frequency Status Monitoring and Control Registers on page 27 lists the OOF monitoring and control registers. Because the precision OOF monitor needs to provide 1/16 ppm of frequency measurement accuracy, it must measure the monitored input clock frequencies over a relatively long period of time. This may be too slow to detect an input clock that is quickly ramping in frequency. An additional level of OOF monitoring called the Fast OOF monitor runs in parallel with the precision OOF monitors to quickly detect a ramping input frequency. The Fast OOF responds more quickly and has larger thresholds.

Register Name	Hex Address [Bit Field]	Function	
OOF	0x000D[7:4]	OOF status monitor for IN3, IN2, IN1, IN0. Indicates if a valid clock is detected or if a OOF condition is detected.	
OOF_FLG	0x0012[7:4]	OOF status monitor sticky bits for IN3, IN2, IN1, IN0. Stick bits will remain asserted when an OOF event occurs until cleared. Writing zero to the bit will clear it.	
OOF_INTR_MSK	0x0018[7:4]	Masks OOF from generating INTR interrupt for IN3 – IN0.	
		0: Allow OOF interrupt (default)	
		1: Mask (ignore) OOF for interrupt	

Register Name	Hex Address [Bit Field]	Function	
OOF_REF_SEL	0x0040[2:0]	This selects the clock that the OOF monitors use as the 0 ppm reference. Selections are XA/XB, IN0, IN1, IN2, IN3. Default is XAXB.	
OOF_EN	0x003F[3:0]	This allows to enable/disable the precision OOF monitor for IN3, IN2, IN1, IN0	
FAST_OOF_EN	0x003F[7:4]	This allows to enable/disable the fast OOF monitor for IN3, IN2, IN1, IN0	
OOF_SET_THR	0x0046[7:0]-0x0 049[7:0]	OOF Set threshold. Range is up to ±500 ppm in steps of 1/16 ppm	
OOF_CLR_THR	0x004A[7:0]-0x0 04D[7:0]	0 OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm	
FAST_OOF_SET_THR	0x0051[7:0]-0x0 054[7:0]	Determines the fast OOF alarm set threshold for IN3, IN2, IN1, IN0.	
FAST_OOF_CLR_THR	0x0055[7:0]-0x0 058[7:0]	Determines the fast OOF alarm clear threshold for IN3, IN2, IN1, IN0.	

5.3.3 Loss of Lock (LOL) Fault Monitoring

The Loss of Lock (LOL) monitor asserts a LOL register bit when the DSPLL has lost synchronization with its selected input clock. There is also a dedicated loss of lock pin that reflects the loss of lock condition. The LOL monitor functions by measuring the frequency difference between the input and feedback clocks at the phase detector. There are four parameters that control the LOL monitor. First, there is an **assert threshold** which sets the LOL assertion threshold. The user sets this threshold in ppm in CBPro. Then, there is a **fast assert threshold**. CBPro sets this to ~100 times the assert threshold. Then there is a **de-assert threshold** to clear the LOL, which is set in ppm in CBPro. Then, there is a **clear delay**, which CBPro sets based upon the project plan.

Note: A very large ppm error in a short time will assert LOL.

A block diagram of the LOL monitor is shown in Figure 5.8 LOL Status Indicators on page 29. The live LOL register always displays the current LOL state and a sticky register always stays asserted until cleared. The LOL pin reflects the current state of the LOL monitor.




Figure 5.8. LOL Status Indicators

The LOL frequency monitors have an adjustable sensitivity which is register configurable from 0.1 ppm to 10000 ppm. CBPro provides a wide range of set and clear thresholds for the LOL function. Having two separate frequency monitors allows for hysteresis to help prevent chattering of LOL status. An example configuration of the LOL set and clear thresholds is shown in Figure 5.9 LOL Set and Clear Thresholds on page 29.




Figure 5.9. LOL Set and Clear Thresholds

Table 5.9. Loss of Lock Status Monitor and Control Registers

Register Name	Hex Address [Bit Field]	Function
LOL	0x000E[1]	Status bit that indicates if the DSPLL is locked to an input clock
LOL_FLG	0x0013[1]	Sticky bits for LOL register. Writing 0 to a sticky bit will clear it.
LOL_SET_THR	0x009E[7:4]	Configures the loss of lock set threshold in ppm.
LOL_CLR_THR	0x00A0[7:4]	Configures the loss of lock clear threshold in ppm.
LOL_TIMER_EN	0x00A2[1]	Allows bypassing the LOL clear delay timer.
		0-bypassed, 1-enabled. Set by CBPro.
LOL_NOSIG_TIME	0x02B7[3:2]	Sets 417 µs as time without an input to assert LOL. Set by CBPro.
LOL_CLR_DELAY_DIV256	[0x00AC[4:0] 0x00AB[7:0] 0x00AA[7:0] 0x00A9[7:0]]	This 29 bit timer sets the delay value for the LOL clear delay timer. Set by CBPro.
FASTLOCK_EXTEND_EN	0x00E5[5]	Enables FASTLOCK_EXTEND.
FASTLOCK_EXTEND	[0x00ED[4:0] 0x00EC[7:0] 0x00EB[7:0] 0x00EA[7:0]]	Set by CBPro to minimize phase transients when switching the PLL bandwidth.
FASTLOCK_EXTEND_SCL	0x0294[7:4]	Set by CBPro.
LOL_SLW_VALWIN_SELX	0x0296[1]	Set by CBPro.
FASTLOCK_DLY_ONSW_EN	0x0297[1]	Set by CBPro.
FASTLOCK_DLY_ONSW	0x02A9[19:0]	Set by CBPro.
FASTLOCK_DLY_ONLOL_EN	0x0299[1]	Set by CBPro.
FASTLOCK_DLY_ONLOL	0x029D[19:0]	Set by CBPro.

The settings in Table 5.9 Loss of Lock Status Monitor and Control Registers on page 30 are handled by ClockBuilder Pro. Manual settings should be avoided.

0x0011[1]

XAXB LOS FLG

5.4 Interrupt (INTR) Monitoring

There is an interrupt pin available on the device which is used to indicate a change in state of one or several of the status indicators. Any of the status indicators are maskable to prevent assertion of the interrupt pin. The state of the INTR pin is reset by clearing the status register that caused the interrupt. If an interrupt occurs the various status registers from the unmasked flags must be checked and then cleared.

Register Bit Locations 0x0012[0] IN0_LOS_FLG 0x0012[4] INO OOF FLG 0x0012[1] IN1_LOS_FLG 0x0012[5] IN1 OOF FLG 0x0012[2] IN2 LOS FLG 0x0012[6] IN2_OOF_FLG INTR 0x0012[3] IN3 LOS FLG IN₃ 0x0012[7] IN3 OOF FLG 0x0013[1] 0x0013[5]

Figure 5.10. Interrupt Pin Source Masking Options

The _FLG bits are "sticky" versions of the alarm bits and will stay high until cleared. An _FLG bit can be cleared by writing a zero to the _FLG bit. When an _FLG bit is high and its corresponding alarm bit is low, the _FLG bit can be cleared.

During run time, the source of an interrupt can be determined by reading the _FLG register values and logically ANDing them with the corresponding _MSK register bits (after inverting the _MSK bit values). If the result is a logic one, then the _FLG bit will cause an interrupt.

For example, if LOS_FLG[0] is high and LOS_INTR_MSK[0] is low, then the INTR pin will be active (low) and cause an interrupt. If LOS[0] is zero and LOS_MSK[0] is one, writing a zero to LOS_MSK[0] will clear the interrupt (assuming that there are no other interrupt sources). If LOS[0] is high, then LOS_FLG[0] and the interrupt cannot be cleared.

6. Output Clocks

Each driver has a configurable voltage swing and common mode voltage covering a wide variety of differential signal formats including LVPECL, LVDS, HCSL, and CML. In addition to supporting differential signals, any of the outputs can be configured as single-ended LVCMOS (3.3, 2.5, or 1.8 V) providing up to 20 single-ended outputs or any combination of differential and single-ended outputs.

6.1 Output Crosspoint Switch

A crosspoint switch allows any of the output drivers to connect with any of the MultiSynths as shown in Figure 6.1 MultiSynth to Output Driver Crosspoint on page 33. The crosspoint configuration is programmable and can be stored in NVM so that the desired output configuration is ready at power up. Any MultiSynth output can connect to multiple output drivers.




Figure 6.1. MultiSynth to Output Driver Crosspoint

Table 6.1 Output Driver Crosspoint Configuration Registers on page 33 is used to set up the routing from the MultiSynth frequency selection to the output.

Table 6.1. Output Driver Crosspoint Configuration Registers

Register Name	Hex Address [Bit Field]			Function
	Si5345	Si5344	Si5342	
OUT0_MUX_SEL	0x010B[2:0]	0x0115[2:0]	0x0115[2:0]	Connects the output drivers to one of the N dividers.
OUT1_MUX_SEL	0x0110[2:0]	0x011A[2:0]	0x011A[2:0]	Selections are N0, N1, N2, N3, N4 for each output divider.
OUT2_MUX_SEL	0x0115[2:0]	0x0129[2:0]	_	
OUT3_MUX_SEL	0x011A[2:0]	0x012E[2:0]	_	
OUT4_MUX_SEL	0x011F[2:0]	_	_	
OUT5_MUX_SEL	0x0124[2:0]	_	_	
OUT6_MUX_SEL	0x0129[2:0]	_	_	
OUT7_MUX_SEL	0x012E[2:0]	_	_	
OUT8_MUX_SEL	0x0133[2:0]	_	_	
OUT9_MUX_SEL	0x013D[2:0]	_	_	

6.2 Performance Guidelines for Outputs

Whenever a number of high frequency, fast rise time, large amplitude signals are all close to one another, there will be some amount of crosstalk. The jitter of the Si5342/44/45 is so low that crosstalk can become a significant portion of the final measured output jitter. Some of the source of the crosstalk will be the Si5342/44/45 and some will be introduced by the PCB. It is difficult (and possibly irrelevant) to allocate the jitter portions between these two sources because the jitter can only be measured when a Si5342/44/45 is mounted on a PCB.

For extra fine tuning and optimization in addition to following the usual PCB layout guidelines, crosstalk can be minimized by modifying the arrangements of different output clocks. For example, consider the following lineup of output clocks in Table 6.2 Example of Output Clock Frequency Sequencing Choice on page 34.

Table 6.2. Example of Output Clock Frequency Sequencing Choice

Output	Not Recommended (Frequency MHz) Recommended (Frequency M	
0	155.52	155.52
1	156.25	155.52
2	155.52	622.08
3	156.25 Not used	
4	200 156.25	
5	100	156.25
6	622.08	625
7	625	Not used
8	Not used 200	
9	Not used	100

Using this example, a few guidelines are illustrated:

Avoid adjacent frequency values that are close. A 155.52 MHz clock should not be next to a 156.25 MHz clock. If the jitter integration bandwidth goes up to 20 MHz then keep adjacent frequencies at least 20 MHz apart.

Adjacent frequency values that are integer multiples of one another are acceptable, and these outputs should be grouped accordingly. Noting that because $155.52 \times 4 = 622.08$ and $156.25 \times 4 = 625$, it is permissible to place these frequency values close to one another.

Unused outputs can be used to separate clock outputs that might otherwise interfere with one another. In this case, see OUT3 and OUT7.

If some outputs have tight jitter requirements while others are relatively loose, rearrange the clock outputs so that the critical outputs are the least susceptible to crosstalk. These guidelines typically only need to be followed by those applications that wish to achieve the highest possible levels of jitter performance. Because CMOS outputs have large pk-pk swings, are single ended, and do not present a balanced load to the VDDO supplies, CMOS outputs generate much more crosstalk than differential outputs. For this reason, CMOS outputs should be avoided whenever possible. When CMOS is unavoidable, even greater care must be taken with respect to the above guidelines. For more information on these issues, see AN862 "Optimizing Si534x Jitter Performance in Next Generation Internet Infrastructure Systems."

6.3 Output Signal Format

The differential output swing and common mode voltage are both fully programmable covering a wide variety of signal formats including LVDS, LVPECL, HCSL. For CML applications, see 18. Setting the Differential Output Driver to Non-Standard Amplitudes. The differential formats can be either normal or low power. Low power format uses less power for the same amplitude but has the drawback of slower rise/fall times. The source impedance in low power format is much higher than 100 Ω . See 18. Setting the Differential Output Driver to Non-Standard Amplitudes for register settings to implement variable amplitude differential outputs. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS (3.3, 2.5, or 1.8 V) drivers providing up to 20 single-ended outputs, or any combination of differential and single-ended outputs. Note also that CMOS output can create much more crosstalk than differential outputs so extra care must be taken in their pin replacement so that other clocks that need the lowest jitter are not on nearby pins. See "AN862: Optimizing Si534x Jitter Performance in Next Generation Internet Infrastructure Systems" for additional information.

Table 6.3. Output Signal Format Control Registers

Register Name	Hex Address [Bit Field]		eld]	Function
	Si5345	Si5344	Si5342	
OUT0_FORMAT	0x0109[2:0]	0x0113[2:0]	0x0113[2:0]	Selects the output signal format as differential or LVCMOS mode.
OUT1_FORMAT	0x010E[2:0]	0x0118[2:0]	0x0118[2:0]	
OUT2_FORMAT	0x0113[2:0]	0x0127[2:0]	_	
OUT3_FORMAT	0x0118[2:0]	0x012C[2:0]	_	
OUT4_FORMAT	0x011D[2:0]	_	_	
OUT5_FORMAT	0x0122[2:0]	_	_	
OUT6_FORMAT	0x0127[2:0]	_	_	
OUT7_FORMAT	0x012C[2:0]	_	_	
OUT8_FORMAT	0x0131[2:0]	_	_	
OUT9_FORMAT	0x013B[2:0]	_	_	

6.3.1 Differential Output Terminations

The differential output drivers support both ac and dc-coupled terminations as shown in Figure 6.2 Supported Differential Output Terminations on page 36.




Figure 6.2. Supported Differential Output Terminations

6.3.2 Differential Output Swing Modes

There are two selectable differential output swing modes: Normal and High (also called low power mode). Each output can support a unique mode.

Differential Normal Swing Mode—This is the usual selection for differential outputs and should be used, unless there is a specific reason to do otherwise. When an output driver is configured in normal swing mode, its output swing is selectable as one of 7 settings ranging from 200 mVpp_se to 800 mVpp_se in increments of 100 mV. Table 6.4 Differential Output Voltage Swing Control Registers on page 37 lists the registers that control the output voltage swing. The output impedance in the Normal Swing Mode is 100Ω differential. Any of the terminations shown in Figure 6.2 Supported Differential Output Terminations on page 36 are supported in this mode.

Differential High Swing Mode—When an output driver is configured in high swing mode, its output swing is configurable as one of 7 settings ranging from 400 mVpp_se to 1600 mVpp_se in increments of 200 mV. The output driver is in high impedance mode and supports standard $50~\Omega$ PCB traces. Any of the terminations shown in Figure 6.2 Supported Differential Output Terminations on page 36 are supported. The use of High Swing mode will result in larger pk-pk output swings that draw less power. The trade off will be slower rise and fall times.

Vpp_diff is 2 x Vpp_se as shown in Figure 6.3 Vpp_se and Vpp_diff on page 37.



Figure 6.3. Vpp_se and Vpp_diff

Table 6.4. Differential Output Voltage Swing Control Registers

Register Name	Hex Address [Bit F	Hex Address [Bit Field]			
	Si5345	Si5344	Si5342		
OUT0_AMPL	0x010A[6:4]	0x0114[6:4]	0x0114[6:4]	Sets the voltage swing	
OUT1_ AMPL	0x010F[6:4]	0x0119[6:4]	0x0119[6:4]	for the differential out- put drivers for both nor-	
OUT2_ AMPL	0x0114[6:4]	0x0128[6:4]	_	mal and high swing modes.	
OUT3_ AMPL	0x0119[6:4]	0x012D[6:4]	_		
OUT4_ AMPL	0x011E[6:4]	_	_		
OUT5_ AMPL	0x0123[6:4]	_	_		
OUT6_ AMPL	0x0128[6:4]	_	_		
OUT7_ AMPL	0x012D[6:4]	_	_		
OUT8_ AMPL	0x0132[6:4]	_	_		
OUT9_ AMPL	0x013C[6:4]	_	_		

6.3.3 Programmable Common Mode Voltage for Differential Outputs

The common mode voltage (VCM) for the differential Normal and High Swing modes is programmable in 100 mV increments from 0.7 to 2.3 V depending on the voltage available at the output's VDDO pin. Setting the common mode voltage is useful when dc coupling the output drivers. High swing mode may also cause an increase in the rise/fall time.

Table 6.5. Differential Output Common Mode Voltage Control Registers

Register Name	Hex Address [Bit Field]			Function
	Si5345	Si5344	Si5342	
OUT0_CM	0x010A[3:0]	0x0114[3:0]	0x0114[3:0]	Sets the common mode voltage for the dif-
OUT1_CM	0x010F[3:0]	0x0119[3:0]	0x0119[3:0]	ferential output driver.
OUT2_CM	0x0114[3:0]	0x0128[3:0]	_	
OUT3_CM	0x0119[3:0]	0x012D[3:0]	_	
OUT4_CM	0x011E[3:0]	_	_	
OUT5_CM	0x0123[3:0]	_	_	
OUT6_CM	0x0128[3:0]	_	_	
OUT7_CM	0x012D[3:0]	_	_	
OUT8_CM	0x0132[3:0]	_	_	
OUT9_ CM	0x013C[3:0]	_	_	

6.3.4 LVCMOS Output Terminations

LVCMOS outputs are dc-coupled as shown in Figure 6.4 LVCMOS Output Terminations on page 38.

DC Coupled LVCMOS




Figure 6.4. LVCMOS Output Terminations

6.3.5 LVCMOS Output Impedance and Drive Strength Selection

Each LVCMOS driver has a configurable output impedance to accommodate different trace impedances and drive strengths. A source termination resistor is recommended to help match the selected output impedance to the trace impedance. There are three programmable output impedance selections for each VDDO option as shown in Table 6.6 Output Impedance and Drive Strength Selections on page 39. The value for the OUTx_CMOS_DRIVE bits are given.

Table 6.6. Output Impedance and Drive Strength Selections

VDDO	OUTx_CMOS_DRV	Source Impedance (Rs)	Drive Strength (Iol/Ioh)
3.3 V	0x01	38 Ω	10 mA
	0x02	30 Ω	12 mA
	0x03*	22 Ω	17 mA
2.5 V	0x01	43 Ω	6 mA
	0x02	35 Ω	8 mA
	0x03*	24 Ω	11 mA
1.8 V	0x03*	31 Ω	5 mA

Note: Use of the lowest impedance setting is recommended for all supply voltages.

Table 6.7. LVCMOS Drive Strength Control Registers

Register Name	Hex Address [Bit Field]			Function
	Si5345	Si5344	Si5342	
OUT0_CMOS_DRV	0x0109[7:6]	0x0113[7:6]	0x0113[7:6]	LVCMOS output impe-
OUT1_ CMOS_DRV	0x010E[7:6]	0x0118[7:6]	0x0118[7:6]	dance.
OUT2_CMOS_DRV	0x0113[7:6]	0x0127[7:6]	_	
OUT3_CMOS_DRV	0x0118[7:6]	0x012C[7:6]	_	
OUT4_ CMOS_DRV	0x011D[7:6]	_	_	
OUT5_ CMOS_DRV	0x0122[7:6]	_	_	
OUT6_CMOS_DRV	0x0127[7:6]	_	_	
OUT7_CMOS_DRV	0x012C[7:6]	_	_	
OUT8_CMOS_DRV	0x0131[7:6]	_	_	
OUT9_CMOS_DRV	0x0136[7:6]	_	_	

6.3.6 LVCMOS Output Signal Swing

The signal swing (V_{OL}/V_{OH}) of the LVCMOS output drivers is set by the voltage on the VDDO pins. Each output driver has its own VDDO pin allowing a unique output voltage swing for each of the LVCMOS drivers.

6.3.7 LVCMOS Output Polarity

When a driver is configured as an LVCMOS output it generates a clock signal on both pins (OUTx and OUTxb). By default, the clock on the OUTx pin is generated with the same polarity (in phase) with the clock on the OUTxb pin. The polarity of these clocks is configurable enabling complimentary clock generation and/or inverted polarity with respect to other output drivers.

Table 6.8. LVCMOS Output Polarity Control Registers

Dogistor Name	Hex Address [Bit Field]			Function
Register Name	Si5345	Si5344	Si5342	Function
OUT0_INV	0x010B[7:6]	0x0115[7:6]	0x0115 [7:6]	
OUT1_ INV	0x0110[7:6]	0x011A[7:6]	0x011A [7:6]	
OUT2_ INV	0x0115[7:6]	0x0129[7:6]	_	
OUT3_ INV	0x011A[7:6]	0x012E[7:6]	_	Controls the output polarity of the OUTx
OUT4_ INV	0x011F[7:6]	_	_	and OUTxb pins when in LVCMOS mode. Selections are below in Table 6.9 Out-
OUT5_ INV	0x0124[7:6]	_	_	put Polarity of OUTx and OUTxb Pins in
OUT6_ INV	0x0129[7:6]	_	_	LVCMOS Mode on page 40.
OUT7_ INV	0x012E[7:6]	_	_	
OUT8_ INV	0x0133[7:6]	_	_	
OUT9_INV	0x013D[7:6]	_	_	

Table 6.9. Output Polarity of OUTx and OUTxb Pins in LVCMOS Mode

OUTx_INV Register Settings	OUTx	OUTxb	Comment
00	CLK	CLK	Both in phase (default)
01	CLK	CLK	OUTxb inverted
10	CLK	CLK	OUTx and OUTxb inverted
11	CLK	CLK	OUTx inverted

6.3.8 Output Driver Settings for LVPECL, LVDS, HCSL, and CML

Each differential output has four settings for control:

- · Normal or Low Power Format
- Amplitude (sometimes called Swing)
- · Common Mode Voltage
- · Stop High or Stop Low

The normal Format setting has a 100 Ω internal resistor between the plus and minus output pins. The Low Power Format setting removes this 100 Ω internal resistor and then the differential output resistance will be

> 500 Ω . However as long as the termination impedance matches the differential impedance of the pcb traces the signal integrity across the termination impedance will be good. For the same output amplitude the Low Power Format will use less power than the Normal Format. The Low Power Format also has a lower rise/fall time than the Normal Format. See the Si5345/44/42 data sheet for the rise/fall time specifications. For LVPECL and LVDS standards, ClockBuilder Pro does not support the Low Power Differential Format. Stop High means that when the output driver is disabled the plus output will be high and the minus output will be low. Stop Low means that when the output driver is disabled the plus output will be low and the minus output will be high.

The Format, Amplitude and Common Mode settings for the various supported standards are shown in Table 6.10 Settings for LVDS, LVPECL, and HCSL on page 41.

Table 6.10. Settings for LVDS, LVPECL, and HCSL

OUTx_FORMAT ¹	Standard	VDDO Volts	OUTx_CM (Deci- mal)	OUTx_AMPL (Decimal)
001 = Normal Differential	LVPECL	3.3	11	6
001 = Normal Differential	LVPECL	2.5	11	6
002 = Low Power Differential	LVPECL	3.3	11	3
002 = Low Power Differential	LVPECL	2.5	11	3
001 = Normal Differential	LVDS	3.3	3	3
001 = Normal Differential	LVDS	2.5	11	3
001 = Normal Differential	Sub-LVDS ²	1.8	13	3
002 = Low Power Differential	LVDS	3.3	3	1
002 = Low Power Differential	LVDS	2.5	11	1
002 = Low Power Differential	Sub-LVDS ²	1.8	13	1
002 = Low Power Differential	HCSL ³	3.3	11	3
002 = Low Power Differential	HCSL ³	2.5	11	3
002 = Low Power Differential	HCSL ³	1.8	13	3

Note:

- 1. The low-power format will cause the rise/fall time to increase by approximately a factor of two. See the Si5345/44/42 data sheet for more information.
- 2. The common-mode voltage produced is not compliant with LVDS standards; therefore ac coupling the driver to an LVDS receiver is highly recommended.
- 3. Creates HCSL compatible signal. See Figure 5.4 Si5342/44/45 Fault Monitors on page 25.

The output differential driver can produce a wide range of output amplitudes that includes CML amplitudes. See 18. Setting the Differential Output Driver to Non-Standard Amplitudes for additional information.

6.4 Output Enable/Disable

The OE pin provides a convenient method of disabling or enabling the output drivers. When the OE pin is held high all outputs will be disabled. When the pin is not driven, the device defaults to all outputs on. Outputs in the enabled state can be individually disabled through register control. If the pin is high register control is disabled and all outputs will be disabled.

Table 6.11. Output Enable/Disable Control Registers

Register Name	Hex Address [Bit Field]			Function
	Si5345	Si5344	Si5342	
OUTALL_ DISABLE_LOW	0x0102[0]	0x0102[0]	0x0102[0]	Disables all output drivers: 0 - all outputs disabled, 1 - all outputs enabled. This bit essentially has the same function as the OE pin if the OE pin is held low. If the OE pin is held high, then all outputs will be disabled regardless of the state of this register bit.
OUT0_OE	0x0108[1]	0x0112[1]	0x0112[1]	Allows enabling/disabling individual output
OUT1_OE	0x010D[1]	0x0117[1]	0x0117[1]	drivers. Note that the OE pin must be held low in order to enable an output.
OUT2_OE	0x0112[1]	0x0126[1]	_	
OUT3_OE	0x0117[1]	0x012B[1]	_	
OUT4_OE	0x011C[1]	_	_	
OUT5_OE	0x0121[1]	_	_	
OUT6_OE	0x0126[1]	_	_	
OUT7_ OE	0x012B[1]	_	_	
OUT8_OE	0x0130[1]		_	
OUT9_OE	0x013A[1]	_	_	

6.4.1 Output Driver State When Disabled

The disabled state of an output driver is configurable as disable low or disable high.

Table 6.12. Output Driver State Control Registers

Register Name	Hex Address [Bit Field]			Function
	Si5345	Si5344	Si5342	
OUT0_DIS_STATE	0x0109[5:4]	0x0113[5:4]	0x0113[5:4]	Determines the state of an output driver
OUT1_DIS_STATE	0x010E[5:4]	0x0118[5:4]	0x0118[5:4]	when disabled.
OUT2_DIS_STATE	0x0113[5:4]	0x0127[5:4]	_	Selectable as:
OUT3_ DIS_STATE	0x0118[5:4]	0x012C[5:4]	_	Disable logic low
OUT4_ DIS_STATE	0x011D[5:4]	_	_	Disable logic high
OUT5_ DIS_STATE	0x0122[5:4]	_	_	
OUT6_ DIS_STATE	0x0127[5:4]	_	_	
OUT7_ DIS_STATE	0x012C[5:4]	_	_	
OUT8_ DIS_STATE	0x0131[5:4]	_	_	
OUT9_DIS_STATE	0x013B[5:4]	_	_	

6.4.2 Synchronous Output Disable Feature

The output drivers provide a selectable synchronous disable feature. Output drivers with this feature turned on will wait until a clock period has completed before the driver is disabled. This prevents unwanted runt pulses from occurring when disabling an output. When this feature is turned off, the output clock will disable immediately without waiting for the period to complete. The default state is for the synchronous output disable to be turned off.

Table 6.13. Synchronous Disable Control Registers

Register Name	Hex Address [Bit Field]		Function	
	Si5345	Si5344	Si5342	
OUT0_SYNC_EN	0x0109[3]	0x0113[3]	0x0113[3]	Synchronous output disable. When this
OUT1_SYNC_EN	0x010E[3]	0x0118[3]	0x0118[3]	feature is enabled, the output clock will always finish a complete period before dis-
OUT2_SYNC_EN	0x0113[3]	0x0127[3]	_	abling. When this feature is disabled, the output clock will disable immediately with-
OUT3_SYNC_EN	0x0118[3]	0x012C[3]	_	out waiting for the period to complete.
OUT4_SYNC_EN	0x011D[3]	_	_	This feature is disabled by default.
OUT5_SYNC_EN	0x0122[3]	_	_	
OUT6_SYNC_EN	0x0127[3]	_	_	
OUT7_SYNC_EN	0x012C[3]	_	_	
OUT8_SYNC_EN	0x0131[3]	_	_	
OUT9_SYNC_EN	0x013B[3]	_	_	

6.5 Output Buffer Supply Voltage Selection

These power supply settings must match the actual VDDOx voltage so that the output driver operates properly.

Table 6.14. OUTx VDD Settings

Setting Name	Description
OUTx_VDD_SEL_EN	These bits are set to 1 and should not be changed
OUTx_VDD_SEL	These bits are set by CBPro to match the expected VDDOx voltage. 0: 3.3 V; 1: 1.8 V; 2: 2.5 V; 3: Reserved

7. Zero Delay Mode

A zero delay mode is available for applications that require fixed and consistent minimum delay between the selected input and outputs. The zero delay mode is configured by opening the internal feedback loop through software configuration and closing the loop externally as shown in Figure 7.1 Si5345 Zero Delay Mode Set-up on page 44. This helps to cancel out the internal delay introduced by the dividers, the crosspoint, the input, and the output drivers. Any one of the outputs can be fed back to the FB_IN pins, although using the output driver that achieves the shortest trace length will help to minimize the input-to-output delay. The OUT9 and FB_IN pins are recommended for the external feedback connection in the Si5345. OUT3 and FB_IN pins are recommended for the external feedback in the Si5344. OUT1 or OUT2 are recommended with FB_IN in the Si5342. The FB_IN input pins must be terminated and ac-coupled when zero delay mode is used. A differential external feedback path connection is necessary for best performance. For this reason, customers should avoid using CMOS outputs for driving the external feedback path. Zero Delay Mode performance will degrade with low values of phase detector frequency (Fpfd). For this reason, ClockBuilder Pro will not enable Zero Delay Mode with an Fpfd of less than 128 kHz.

When the DSPLL is set for Zero-Delay Mode (ZDM), a hard reset request from either the RSTb pin or RST_REG register bit will have a delay of ~750 ms before executing. Any subsequent register writes to the device should be made after this time expires or they will be overwritten with the NVM values. Please contact Skyworks technical support for information on reducing this ZDM hard reset time.




Figure 7.1. Si5345 Zero Delay Mode Set-up

The following table lists the registers used for the Zero Delay mode.

Table 7.1. Zero Delay Mode Registers

Register Name	Hex Address [Bit Field]	Function
ZDM_EN	0x0487[0]	0: Disable zero delay mode.
		1: Enable zero delay mode.
ZDM_IN_SEL	0x0487[2:1]	Selects (normal feedback IN0-IN3) by creating an external feedback through FB_IN (zero delay mode).
ZDM_AUTOSW_EN	0x0487[4]	0: Automatic switching disabled for zero-delay mode
		Automatic input switching enabled and input clock selection governed by automatic input switching engine

Table 7.2. Input Clock Selection in Zero Delay Mode

ZDM_AUTO_SW_EN	ZDM_EN	IN_SEL_REGCTRL	Input Clock Selection Governed by
0	0	0	IN_SEL[1:0] Pins
0	0	1	IN_SEL Register
0	1	0	IN_SEL[1:0] Pins
0	1	1	ZDM_IN_SEL Register
1	X	Х	Input clock selection governed by automatic input switching engine (see 5.1.2 Automatic Input Selection)

8. Digitally-Controlled Oscillator (DCO) Mode

An output that is controlled as a DCO is useful for simple tasks, such as frequency margining, CPU speed control, or just changing the output frequency. The output can also be used for more sophisticated tasks, such as FIFO management, by adjusting the frequency of the read or write clock to the FIFO or using the output as a variable Local Oscillator in a radio application.

The N dividers can be digitally controlled so that all outputs connected to the N divider change frequency in real time without any transition glitches. There are two ways to control the N divider:

Use the Frequency Increment/Decrement Pins or register bits.

Write directly to the numerator or denominator of the N divider.

The output N divider can be changed from its minimum value to its maximum value in very small fractional increments or in a single large increment. Each N divider has a value of Nx_NUM/Nx_DEN. Nx_NUM is a 44-bit word, and Nx_DEN is a 32-bit word. Clockbuilder Pro left-shifts these values as far as possible before writing them to the actual Nx_NUM and Nx_DEN registers. For example, an integer Nx divider of 30/1, when left shifted, becomes Nx_NUM=64424509440 (decimal) and Nx_DEN=2147483648 (decimal). By adjusting the size of the Nx_NUM and Nx_DEN but keeping the ratio the same, the resolution of the LSbit of numerator or denominator can be controlled.

When changing the N divider(s) to fractional values, the setting name, N_PIBYP[4:0], must be a 0 for the N divider that is being changed. This applies when using FINC/FDEC or when directly writing to the N divider. After changing N_PIBYP a soft reset must occur to update the part.

8.1 DCO with Frequency Increment/Decrement Pins/Bits

The Nx_FSTEPW (Frequency STEP Word) is a 44-bit word that is used to change the value of the Nx_NUM word. Whenever an FINC or FDEC is asserted, the Nx_FSTEPW will automatically add or subtract from the Nx_NUM word so that the output frequency will, respectively, increment (FINC) or decrement (FDEC).

Each of the N dividers can be independently stepped up or down in numerical, predefined steps with a maximum resolution that varies from ~ 0.05 ppb to a ~ 0.004 ppb depending upon the frequency plan. One or more N dividers can be controlled by FINC/FDEC at the same time by use of the N_FSTEP_MSK bits. Any N divider that is masked by its corresponding bit in the N_FSTEP_MSK field will not change when FINC or FDEC is asserted. The magnitude of the frequency change caused by FINC or FDEC is determined by the value of the Nx_FSTEPW word and the magnitude of the word in Nx_NUM. For a specific frequency step size, it may be necessary to adjust the Nx_NUM value while keeping the ratio of Nx_NUM/Nx_DEN the same. When the FINC or FDEC pin or register bit is asserted, the selected N dividers will have their numerator changed by the addition or subtraction of the Nx_FSTEPW so that an FINC will increase the output frequency, and an FDEC will decrease the output frequency. A FINC or FDEC can be followed by another FINC or FDEC in 1 μ s minimum.

Because the output frequency = FVCO*Nx_DEN/(Rx*Nx_NUM), subsequent changes to Nx_NUM by the Nx_FSTEPW will not produce exactly the same output frequency change. The amount of error in the frequency step is extremely small and, in a vast number of applications, will not cause a problem. When consecutive frequency steps must be exactly the same, it is possible to set FINC and FDEC to change the Nx_DEN instead of Nx_NUM, and then, consecutive FINCs or FDECs will be exactly the same frequency change. However, there are some special setups that are necessary to achieve this. For more information, Skyworks Support at https://www.skyworksinc.com/support-ia.




Figure 8.1. DCO with FINC/FDEC Pins or Bits

Table 8.1. Frequency Increment/Decrement Control Registers

Register Name	Hex Address [Bit Field]			Function
	Si5345	Si5344	Si5342	
FINC	0x001D[0]	0x001D[0]	0x001D[0]	Asserting this bit will increase the DSPLL output frequency by the frequency step word.
FDEC	0x001D[1]	0x001D[1]	0x001D[1]	Asserting this bit will decrease the DSPLL output frequency by the frequency step word.

N0_FSTEPW	0x033B[7:0]-	0x033B[7:0]-	0x033B[7:0]-	This is a 44-bit frequency step word for each of the Multi-
	0x0340[7:0]	0x0340[7:0]	0x0340[7:0]	
N1_FSTEPW	0x0341[7:0]-	0x0341[7:0]-	0x0341[7:0]-	Synths. The Nx_FSTEPW will be added or subtracted to the output frequency during as-
	0x0346[7:0]	0x0346[7:0]	0x0346[7:0]	sertion of the FINC/FDEC bits or pins. The Nx FSTEPW is calculated based on the fre-
N2_FSTEPW	0x0347[7:0]-	0x0347[7:0]-	_	quency configuration and is easily determined using the ClockBuilder Pro
	0x034C[7:0]	0x034C[7:0]		using the Clockbuilder F10
N3_FSTEPW	0x034D[7:0]-	0x034D[7:0]-	_	
	0x0352[7:0]	0x0352[7:0]		
N4_FSTEPW	0x0353[7:0]-	_	_	
	0x0358[7:0]			
N_FSTEP_MSK	0x0339[4:0]	0x0339[3:0]	0x0339[1:0]	This mask bit determines if a FINC or FDEC affects N0, N1, N2, N3, N4. 0 = FINC/FDEC will Increment/decrement
				the Nx_FSTEPW to the selected MultiSynth(s), 1 = Ignores FINC/FDEC.

8.2 DCO with Direct Register Writes

When an N divider numerator (Nx_NUM) and its corresponding update bit (Nx_UPDATE) are written, the new numerator value will take effect, and the output frequency will change without any glitches. The N divider numerator and denominator terms (Nx_NUM and Nx_DEN) can be left- and right-shifted so that the least significant bit of the numerator word represents the exact step resolution that is needed for your application. Each N divider has an update bit (Nx_UPDATE) that must be written to cause the written values to take effect. All N dividers can be updated at the same time by writing the N_UPDATE_ALL bit. Writing this bit will NOT cause any output glitching on an N divider that did not have its numerator or denominator changed.

When changing the N divider denominator (Nx_DEN), it is remotely possible that a small phase shift may occur at the exact time of the frequency change. However, with the proper setup, it is possible to change Nx_DEN and never have a phase shift. If your application requires changing an N divider denominator, see Skyworks Support at https://www.skyworksinc.com/support-ia for support.

9. Serial interface

Configuration and operation of the Si5345/44/42 is controlled by reading and writing registers using the I²C or SPI interface. Both of these serial interfaces are based on 8-bit addressing, which means that the page byte must be written every time you need to access a different page in the register map. See the PAGE byte at register 0x0001 for more information. The I2C_SEL pin selects I²C or SPI operation. The Si5345/44/42 supports communication with a 3.3 or 1.8 V host by setting the IO_VDD_SEL (0x0943[0]) configuration bit. The SPI mode supports 4-wire or 3-wire by setting the SPI 3WIRE configuration bit.




Figure 9.1. I²C/SPI Device Connectivity Configurations

Table 9.1 I²C/SPI Register Settings on page 50 lists register settings of interest for the I²C/SPI.

Table 9.1. I²C/SPI Register Settings

Register Name	Hex Address [Bit Field]	Function
IO_VDD_SEL	0x0943[0]	The IO_VDD_SEL bit determines whether the VDD or VDDA supply voltage is used for the serial port, control pins, and status pins voltage references. See the register map description of this bit for additional details.
SPI_3WIRE	0x002B[3]	The SPI_3WIRE configuration bit selects the option of 4-wire or 3-wire SPI communication. By default, the SPI_3WIRE configuration bit is set to the 4-wire option. In this mode, the Si5345/44/42 will accept write commands from a 4-wire or 3- wire SPI host allowing configuration of device registers. For full bidirectional communication in 3-wire mode, the host must write the SPI_3WIRE configuration bit to "1".

If neither serial interface is used, leave pins I2C_SEL, A1/SDO, and A0/CS disconnected, and tie SDA/SDIO and SCLK low.

9.1 I²C Interface

When in I^2C mode, the serial interface operates in slave mode with 7-bit addressing and can operate in Standard-Mode (100 kbps) or Fast-Mode (400 kbps) and supports burst data transfer with auto address increments. The I^2C bus consists of a bidirectional serial data line (SDA) and a serial clock input (SCL) as shown in Figure 9.4 I^2C Write Operation on page 51. Both the SDA and SCL pins must be connected to a supply via an external pull-up (4.7 k Ω) as recommended by the I^2C specification as shown in Figure 9.2 I^2C Configuration on page 51. Two address select bits (A0, A1) are provided allowing up to four Si5345/44/42 devices to communicate on the same bus. This also allows four choices in the I^2C address for systems that may have other overlapping addresses for other I^2C devices.




Figure 9.2. I²C Configuration

The 7-bit slave device address of the Si5345/44/42 consists of a 5-bit fixed address plus 2 pins which are selectable for the last two bits, as shown in Figure 9.3 7-bit I²C Slave Address Bit-Configuration on page 51.




Figure 9.3. 7-bit I²C Slave Address Bit-Configuration

Data is transferred MSB first in 8-bit words as specified by the I²C specification. A write command consists of a 7-bit device (slave) address + a write bit, an 8-bit register address, and 8 bits of data as shown in Figure 9.6 SPI Interface Connections on page 53. A write burst operation is also shown where subsequent data words are written using to an auto-incremented address.




Figure 9.4. I²C Write Operation

A read operation is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. A read burst operation is also supported. This is shown in Figure 9.5 I²C Read Operation on page 52.




Figure 9.5. I²C Read Operation

The SMBUS interface requires a timeout. The error flags are found in the registers listed in Table 9.2 SMBus Timeout Error Bit Indicators on page 52.

Table 9.2. SMBus Timeout Error Bit Indicators

Register Name	Hex Address [Bit Field]	Function
SMBUS_TIMEOUT	0x000C[5]	1 if there is a SMBus timeout error.
SMBUS_TIMEOUT_FLG	0x0011[5]	1 if there is a SMBus timeout error.

9.2 SPI Interface

When in SPI mode, the serial interface operates in 4-wire or 3-wire depending on the state of the SPI_3WIRE configuration bit. The 4-wire interface consists of a clock input (SCLK), a chip select input (CS), serial data input (SDI), and serial data output (SDO). The 3-wire interface combines the SDI and SDO signals into a single bidirectional data pin (SDIO). Both 4-wire and 3-wire interface connections are shown in Figure 9.6 SPI Interface Connections on page 53.




Figure 9.6. SPI Interface Connections

Table 9.3.	SPI	Command	Format

Instruction	I st Byte ¹	2 nd Byte	3 rd Byte	Nth Byte ^{2,3}
Set Address	000x xxxx	8-bit Address	_	_
Write Data	010x xxxx	8-bit Data	_	_
Read Data	100x xxxx	8-bit Data	_	_
Write Data + Address Increment	011x xxxx	8-bit Data	_	_
Read Data + Address Increment	101x xxxx	8-bit Data	_	_
Burst Write Data	1110 0000	8-bit Address	8-bit Data	8-bit Data

- 1.X = don't care (1 or 0)
- 2. The Burst Write Command is terminated by de-asserting /CS (/CS = high)
- 3. There is no limit to the number of data bytes that follow the Burst Write Command, but the address will wrap around to zero in the byte after address 255 is written.

Writing or reading data consist of sending a "Set Address" command followed by a "Write Data" or "Read Data" command. The 'Write Data + Address Increment' or "Read Data + Address Increment" commands are available for cases where multiple byte operations in sequential address locations is necessary. The "Burst Write Data" instruction provides a compact command format for writing data since it uses a single instruction to define starting address and subsequent data bytes. Figure 9.7 Example Writing Three Data Bytes Using the Write Commands on page 54 shows an example of writing three bytes of data using the write commands. This demonstrates that the "Write Burst Data" command is the most efficient method for writing data to sequential address locations. Figure 9.8 Example of Reading Three Data Bytes Using the Read Commands on page 54 provides a similar comparison for reading data with the read commands. Note that there is no burst read, only read increment.

'Set Address' and 'Write Data' 'Set Addr' Addr [7:0] 'Write Data' Data [7:0] 'Set Addr' Addr [7:0] 'Write Data' Data [7:0] 'Set Addr' Addr [7:0] 'Write Data' Data [7:0] 'Set Address' and 'Write Data + Address Increment' 'Set Addr' 'Write Data + Addr Inc' Addr [7:0] Data [7:0] 'Write Data + Addr Inc' Data [7:0] 'Write Data + Addr Inc' Data [7:0] 'Burst Write Data' 'Burst Write Data' Addr [7:0] Data [7:0] Data [7:0] Data [7:0] Host → Si5345/44/42 Host ← Si5345/44/42 Figure 9.7. Example Writing Three Data Bytes Using the Write Commands 'Set Address' and 'Read Data' 'Set Addr' Addr [7:0] 'Read Data' Data [7:0] 'Set Addr' Addr [7:0] 'Read Data' Data [7:0] 'Set Addr' Addr [7:0] 'Read Data' Data [7:0] 'Set Address' and 'Read Data + Address Increment' 'Set Addr' Addr [7:0] 'Read Data + Addr Inc' Data [7:0] 'Read Data + Addr Inc' Data [7:0] 'Read Data + Addr Inc' Data [7:0] Host → Si5345/44/42 Host ← Si5345/44/42

Figure 9.8. Example of Reading Three Data Bytes Using the Read Commands

The timing diagrams for the SPI commands are shown in Figures Figure 9.9 SPI "Set Address" Command Timing on page 55, Figure 9.10 SPI "Write Data" and "Write Data+ Address Increment" Instruction Timing on page 56, Figure 9.11 SPI "Read Data" and "Read Data + Address Increment" Instruction Timing on page 57, and Figure 9.12 SPI "Burst Data Write" Instruction Timing on page 57.




Figure 9.9. SPI "Set Address" Command Timing




Figure 9.10. SPI "Write Data" and "Write Data+ Address Increment" Instruction Timing




Figure 9.11. SPI "Read Data" and "Read Data + Address Increment" Instruction Timing




Figure 9.12. SPI "Burst Data Write" Instruction Timing

Note that for all SPI communication the chip select (CS) must be high for the minimum time period between commands. When chip select goes high it indicates the termination of the command. The SCLK can be turned off between commands, particularly if there are very long delays between commands.


10. Field Programming

To simplify design and software development of systems using the Si5345/44/42, a field programmer is available. The ClockBuilder Pro Field Programmer supports both "in-system" programming (for devices already mounted on a PCB), as well as "in-socket" programming of Si5345/44/42 sample devices. Refer to ClockBuilder Pro Field Programmer for information about this kit.

11. XA/XB External References

11.1 Performance of External References

An external standard non-pullable crystal (XTAL) is used in combination with the internal oscillator (OSC) to produce an ultra low jitter reference clock for the DSPLL and for providing a stable reference for the free-run and holdover modes. A simplified diagram is shown in Figure 11.1 Crystal Resonator and External Reference Clock Connection Options on page 59. The device includes internal XTAL loading capacitors which eliminates the need for external capacitors and also has the benefit of reduced noise coupling from external sources. Although the device includes built-in XTAL load capacitors (CL) of 8 pF, crystals with load capacitances up to 18 pF can also be accommodated. See AN905: Si534x External References; Optimizing Performance for more information on the performance of various XO's with these devices. The recommended crystal suppliers are listed in the Si534x/8x Jitter Attenuators Recommended Crystal, TCXO and OCXOs Reference Manual.



Note: See Datasheet for input clock specifications

Figure 11.1. Crystal Resonator and External Reference Clock Connection Options

The Si5345/44/42 accepts a clipped sine wave, CMOS, or differential reference clock on the XA/XB interface. Most clipped sine wave and CMOS TCXOs have insufficient drive strength to drive a 100 Ω or 50 Ω load. For this reason, place the TCXO as close to the Si5345/44/42 as possible to minimize PCB trace length. In addition, ensure that both the Si5345/44/42 and the TCXO are both connected directly to the ground plane. Figure 11.2 Clipped Sine Wave TCXO Output on page 60 shows the recommended method of connecting a clipped sine wave TCXO to the Si5345/44/42. Because the Si5345/44/42 provides dc bias at the XA and XB pins, the ~800 mV peak-peak swing can be input directly into the XA interface of the Si5345/44/42 once it has been ac-coupled. Because the signal is single-ended, the XB input is ac-coupled to ground. Note that when using a single-ended XO, the XO signal must be driven on XA. If XA is not driven, the device will report an LOSXAXB alarm. Figure 11.3 CMOS TCXO Output on page 60 illustrates the recommended method of connecting a CMOS rail-to-rail output to the XA/XB inputs of the Si5345/44/42. The resistor network attenuates the rail-to-rail output swing to ensure that the maximum input voltage swing at the XA pin is less than 1.6 V pk-pk. The signal is ac-coupled before connecting it to the Si5345/44/42 XA input.

If an external oscillator is used as the XA/XB reference, it is important to use a very low phase noise external oscillator because there is essentially no jitter attenuation (up to 1 MHz) from the XA/XB pins to the outputs. Before selecting an external oscillator at XA/XB, it is important to first test the output jitter to determine if the output jitter degradation from the use of the external oscillator is acceptable.

To achieve the lowest output jitter the best approach is usually to use a crystal in the range of 48–54 MHz at XA/XB.




Figure 11.2. Clipped Sine Wave TCXO Output




Figure 11.3. CMOS TCXO Output

The Si5345/44/42 can also accommodate an external reference clock (REFCLK) instead of a crystal. Selection between the external XTAL or REFCLK is controlled by XAXB_EXTCLK_EN, the LSB of register 0x090E. The internal crystal loading capacitors (CL) are disabled when an external clock source is selected. A PXAXB prescale divider is available to accommodate external clock frequencies higher than 125 MHz as shown in 11.2 Recommended Crystals and External Oscillators. For best jitter performance, keep the REFCLK frequency above 40 MHz. To minimize jitter at the XA/XB pins, the rise time of the XA/XB signals should be as fast as possible. Though clipped sine wave TCXOs can be used, they are not recommended because the output jitter will increase compared to a TCXO with a CMOS output.

For applications with loop BW values less than 10 Hz that require low wander output clocks, using a TCXO as the XA/XB reference source should be considered to avoid the wander of a crystal. For more infomation on recommended crystals, TCXOs and guidance for their use, see "AN1093: Achieving Low Jitter Using an Oscillator Reference with the Si5342-47 Jitter Attenuators", "AN905: Si534x External References; Optimizing Performance" and "Si534x-8x Jitter Attenuators, Recommended Crystal, TCXO and OCXOs Reference Manual".

11.2 Recommended Crystals and External Oscillators

See Si534x/8x Jitter Attenuators Recommended Crystal, TCXO and OCXOs Reference Manual for more information.

11.3 Register Settings to Control External XTAL Reference

The following registers can be used to control and make adjustments for the external reference source used.

11.3.1 XAXB_EXTCLK_EN Reference Clock Selection Register

Table 11.1. XA/XB External Clock Selection Register

Register Name	Hex Address [Bit Field]	Function
XAXB_EXTCLK_EN	090E[0]	This bit selects between the XTAL or external REFCLK on the XA/XB pins. The default is XTAL = 0

This bit selects between XTAL or external REFCLK on the XA/XB pins. Set this bit to use the external REFCLK.

11.3.2 PXAXB Pre-scale Divide Ratio for Reference Clock Register

Table 11.2. Pre-Scale Divide Ratio Register

Register Name	Hex Address [Bit Field]	Function
PXAXB	0206[1:0]	This is a two bit value that sets the divider value.

Table 11.3 Pre-Scale Divide Values on page 61 lists the input values for the two-bit field and the corresponding divider values.

Table 11.3. Pre-Scale Divide Values

Value (Decimal)	PXAXB Divider Value
0	1
1	2
2	4
3	8

12. Crystal and Device Circuit Layout Recommendations

The main layout issues that should be carefully considered include the following:

- · Number and size of the ground vias for the Epad
- · Output clock trace routing
- · Input clock trace routing
- · Control and Status signals to input or output clock trace coupling
- · Xtal signal coupling
- Xtal layout (See 12.1.2 Si5345 Crystal Guidelines and 12.2.2 Si5342/44 Crystal Guidelines for important crystal layout guidelines.)

If the application uses a crystal for the XAXB inputs a shield should be placed underneath the crystal connected to the X1 and X2 pins to provide the best possible performance. The shield should not be connected to the ground plane and the planes underneath should have as little under the shield as possible. It may be difficult to do this for all the layers, but it is important to do this for the layers that are closest to the shield.

12.1 64-Pin QFN Si5345 Layout Recommendations

This section details the recommended guidelines for the crystal layout of the 64-pin Si5345 device using an example 8-layer PCB. The following are the descriptions of each of the eight layers.

- Layer 1: device layer, with low speed CMOS control/status signals, ground flooded
- Layer 2: crystal shield
- Layer 3: ground plane
- Layer 4: power distribution, ground flooded
- Layer 5: power routing layer
- Layer 6: ground input clocks, ground flooded
- Layer 7: output clocks layer
- Layer 8: ground layer

Figure 12.1 64-pin Si5345 Crystal Layout Recommendations Top Layer (Layer 1) on page 63 is the top layer layout of the Si5345 device mounted on the top PCB layer. This particular layout was designed to implement either a crystal or an external oscillator as the XA/XB reference. The crystal/ oscillator area is outlined with the white box around it. In this case, the top layer is flooded with ground. Note that this layout has a resistor in series with each pin of the crystal. In typical applications, these resistors should be removed.

12.1.1 Si5345 Applications without a Crystal

For applications that do not use a crystal, leave X1 and X2 pins as "no connect". Do not tie to ground. There is no need for a crystal shield or the voids underneath the shield. The XA/XB connection should be treated as a high speed critical path that is ac-coupled and terminated at the end of the etch run. The layout should minimize the stray capacitance from the XA pin to the XB pin. Jitter is very critical at the XAXB pins and therefore split termination and differential signaling should be used whenever possible.

12.1.2 Si5345 Crystal Guidelines

The following are five recommended crystal guidelines:

- 1. Place the crystal as close as possible to the XA/XB pins.
- 2. DO NOT connect the crystal's GND pins to PCB gnd.
- 3. Connect the crystal's GND pins to the DUT's X1 and X2 pins via a local crystal GND shield placed around and under the crystal. See Figure 12.1 64-pin Si5345 Crystal Layout Recommendations Top Layer (Layer 1) on page 63 at the bottom left for an illustration of how to create a crystal GND shield by placing vias connecting the top layer traces to the shield layer underneath. Note that a zoom view of the crystal shield layer on the next layer down is shown in Figure 12.2 Zoom View Crystal Shield Layer, Below the Top Layer (Layer 2) on page 64.
- 4. Minimize traces adjacent to the crystal/oscillator area especially if they are clocks or frequently toggling digital signals.
- 5. In general do not route GND, power planes/traces, or locate components on the other side, below the crystal GND shield. As an exception if it is absolutely necessary to use the area on the other side of the board for layout or routing, then place the next reference plane in the stack-up at least two layers away or at least 0.05 inches away. The Si5345 should have all layers underneath the ground shield removed if possible.




Figure 12.1. 64-pin Si5345 Crystal Layout Recommendations Top Layer (Layer 1)




Figure 12.2. Zoom View Crystal Shield Layer, Below the Top Layer (Layer 2)

Figure 12.2 Zoom View Crystal Shield Layer, Below the Top Layer (Layer 2) on page 64 shows the layer that implements the shield underneath the crystal. The shield extends underneath the entire crystal and the X1 and X2 pins. This layer also has the clock input pins. The clock input pins go to layer 2 using vias to avoid crosstalk. As soon as the clock inputs are on layer 2, they have a ground shield above, below, and on the sides for protection.

Figure 12.3 Crystal Ground Plane (Layer 3) on page 65 is the ground plane and shows a void underneath the crystal shield. Figure 12.4 Power Plane (Layer 4) on page 66 is a power plane and shows the clock output power supply traces. The void underneath the crystal shield is continued.




Figure 12.3. Crystal Ground Plane (Layer 3)




Figure 12.4. Power Plane (Layer 4)

Figure 12.5 Layer 5 Power Routing on Power Plane (Layer 5) on page 67 shows layer 5, which is the power plane with the power routed to the clock output power pins.




Figure 12.5. Layer 5 Power Routing on Power Plane (Layer 5)

Figure 12.6 Ground Plane (Layer 6) on page 68 is another ground plane similar to layer 3.




Figure 12.6. Ground Plane (Layer 6)

12.1.3 Output Clocks

Figure 12.7 Output Clock Layer (Layer 7) on page 69 shows the output clocks. Similar to the input clocks the output clocks have vias that immediately go to a buried layer with a ground plane above them and a ground flooded bottom layer. There is a ground flooding between the clock output pairs to avoid crosstalk. There should be a line of vias through the ground flood on either side of the output clocks to ensure that the ground flood immediately next to the differential pairs has a low inductance path to the ground plane on layers 3 and 6.




Figure 12.7. Output Clock Layer (Layer 7)




Figure 12.8. Bottom Layer Ground Flooded (Layer 8)

12.2 44-Pin QFN Si5344/42 Layout Recommendations

This section details the layout recommendations for the 44-pin Si5344 and Si5342 devices using an example 6-layer PCB.

The following guidelines details images of a six layer board with the following stack:

- Layer 1: device layer, with low speed CMOS control/status signals, ground flooded
- Layer 2: crystal shield, output clocks, ground flooded
- Layer 3: ground plane
- Layer 4: power distribution, ground flooded
- Layer 5: input clocks, ground flooded
- Layer 6: low-speed CMOS control/status signals, ground flooded

This layout was designed to implement either a crystal or an external oscillator as the XAXB reference. The top layer is flooded with ground. The clock output pins go to layer 2 using vias to avoid crosstalk during transit. When the clock output signals are on layer 2 there is a ground shield above, below and on all sides for protection. Output clocks should always be routed on an internal layer with ground reference planes directly above and below. The plane that has the routing for the output clocks should have ground flooded near the clock traces to further isolate the clocks from noise and other signals.

12.2.1 Si5342/44 Applications without a Crystal

If the application does not use a crystal, then the X1 and X2 pins should be left as "no connect" and should not be tied to ground. In addition, there is no need for a crystal shield or the voids underneath the shield. If there is a differential external clock input on XAXB there should be a termination circuit near the XA and XB pins. This termination circuit should be two 50 Ω resistors and one 0.1 μ F cap connected in the same manner as on the other clock inputs (IN0, IN1 and IN2). The clock input on XA/XB must be ac-coupled. Care should be taken to keep all clock inputs well isolated from each other as well as any other dynamic signal.




Figure 12.9. Device Layer (Layer 1)

12.2.2 Si5342/44 Crystal Guidelines

Figure 12.10 Crystal Shield Layer 2 on page 73 is the second layer. The second layer implements the shield underneath the crystal. The shield extends underneath the entire crystal and the X1 and X2 pins. There should be no less than 12 vias to connect the X1 and X2 planes on layers 1 and 2. These vias are not shown in any other figures. All traces with signals that are not static must be kept well away from the crystal and the X1 and X2 plane.




Figure 12.10. Crystal Shield Layer 2

The following figure is the ground plane and shows a void underneath the crystal shield.




Figure 12.11. Ground Plane (Layer 3)

The following figure is a power plane showing the clock output power supply traces. The void underneath the crystal shield is continued.




Figure 12.12. Power Plane and Clock Output Power Supply Traces (Layer 4)

The following figure shows layer 5 and the clock input traces. Similar to the clock output traces, they are routed to an inner layer and surrounded by ground to avoid crosstalk.




Figure 12.13. Clock Input Traces (Layer 5)

The following figure shows the bottom layer, which continues the void underneath the shield. Layer 6 and layer 1 are mainly used for low speed CMOS control and status signals for which crosstalk is not a significant issue. PCB ground can be placed under the XTAL Ground shield (X1/X2) as long as the PCB ground is at least 0.05 inches below it.




Figure 12.14. Low-Speed CMOS Control and Status Signal Layer 6 (Bottom Layer)

For any high-speed, low-jitter application, the clock signal runs should be impedance-controlled to 100 Ω differential or 50 Ω single-ended. Differential signaling is preferred because of its increased immunity to common-mode noise. All clock I/O runs should be properly terminated.

13. Power Management

13.1 Power Management Features

Several unused functions can be powered down to minimize power consumption. The registers listed in Table 13.1 Power-Down Registers on page 78 are used for powering down different features.

Table 13.1. Power-Down Registers

Register Name	Hex Address [Bit Field]		Function
	Si5345	Si5344	Si5342	
PDN	0x001E[0]	0x001E[0]	0x001E[0]	This bit allows the device to be powered down. The serial interface remains powered.
OUT0_PDN	0x0108[0]	0x0112[0]	0x0112[0]	Powers down all unused clock outputs.
OUT1_PDN	0x010D[0]	0x0117[0]	0x0117[0]	
OUT2_PDN	0x0112[0]	0x0126[0]		
OUT3_PDN	0x0117[0]	0x012B[0]		
OUT4_PDN	0x011C[0]			
OUT5_PDN	0x0121[0]			
OUT6_PDN	0x0126[0]			
OUT7_PDN	0x012B[0]			
OUT8_PDN	0x0130[0]			
OUT9_PDN	0x0135[0]			
OUT_PDN_ALL	0x0145[0]	0x0145[0]	0x0145[0]	Power down all outputs
XAXB_EXTCLK_EN	0x090E[1]			0 to use a crystal at the XAXB pins, 1 to use an external clock source at the XAXB pins

13.2 Power Supply Recommendations

The power supply filtering generally is important for optimal timing performance. The Si5345/44/42 devices have multiple stages of on-chip regulation to minimize the impact of board level noise on clock jitter. Following conventional power supply filtering and layout techniques will further minimize signal degradation from the power supply.

It is recommended to use a 0402 1 μF ceramic capacitor on each power supply pin for optimal performance. If the supply voltage is extremely noisy, it might be necessary to use a ferrite bead in series between the supply voltage and the power supply pin.

13.3 Power Supply Sequencing

Four classes of supply voltages exist on the Si5345/44/42:

 $VDD = 1.8 V \pm 5\%$ (Core digital supply)

VDDA = $3.3 \text{ V} \pm 5\%$ (Analog supply)

 $VDDOx = 1.8/2.5/3.3 V \pm 5\%$ (Clock output supply)

VDDS = $1.8/3.3 \text{ V} \pm 5\%$ (Digital I/O supply)

There is no requirement for power supply sequencing unless the output clocks are required to be phase aligned with each other. In this case, the VDDO of each clock which needs to be aligned must be powered up before VDD and VDDA. VDDS has no effect on output clock alignment.

If output-to-output alignment is required for applications where it is not possible to properly sequence the power supplies, then the output clocks can be aligned by asserting the SOFT_RST 0x001C[0] or Hard Reset 0x001E[1] register bits or driving the RSTB pin. Note that using a hard reset will reload the register with the contents of the NVM and any unsaved changes will be lost.

Note: One may observe that when powering up the VDD = 1.8 V rail first, that the VDDA = 3.3 V rail will initially follow the 1.8 V rail. Likewise, if the VDDA rail is powered down first then it will not drop far below VDD until VDD itself is powered down. This is due to the pad I/O circuits which have large MOSFET switches to select the local supply from either the VDD or VDDA rails. These devices are relatively large and yield a parasitic diode between VDD and VDDA. Please allow for both VDD and VDDA to power-up and power-down before measuring their respective voltages.

13.4 Grounding Vias

The pad on the bottom of the device functions as both the sole electrical ground and primary heat transfer path. Hence it is important to minimize the inductance and maximize the heat transfer from this pad to the internal ground plane of the PCB. Use no fewer than 25 vias from the center pad to a ground plane under the device. In general, more vias will perform better. Having the ground plane near the top layer will also help to minimize the via inductance from the device to ground and maximize the heat transfer away from the device.

14. Si5345 Register Map

14.1 Base vs. Factory Preprogrammed Devices

The Si5345/44/42 devices can be ordered as "base" or "factory-preprogrammed" (also known as "custom OPN") versions.

14.1.1 "Base" Devices (a.k.a. "Blank" Devices)

Example "base" orderable part numbers (OPNs) are of the form "Si5345A-D-GM" or "Si5344B-D-GM".

Base devices are available for applications where volatile reads and writes are used to program and configure the device for a particular application.

Base devices do not power up in a usable state (all output clocks are disabled).

Base devices are, however, configured by default to use a 48 MHz crystal on the XA/XB reference and a 1.8 V compatible I/O voltage setting for the host I²C/SPI interface.

Additional programming of a base device is mandatory to achieve a usable configuration.

See the on-line lookup utility at: Skyworks Timing-Clock Generators to access the default configuration plan and register settings for any base OPN.

14.1.2 "Factory Preprogrammed" (Custom OPN) Devices

Factory preprogammed devices use a "custom OPN", such as Si5345A-D-xxxxx-GM, where xxxxx is a sequence of characters assigned by Skyworks for each customer-specific configuration. These characters are referred to as the "OPN ID". Customers must initiate custom OPN creation using the ClockBuilder Pro software.

Many customers prefer to order devices which are factory preprogrammed for a particular application that includes specifying the XAXB reference frequency/type, the clock input frequencies, the clock output frequencies, as well as the other options, such as automatic clock selection, loop BW, etc. The ClockBuilder software is required to select among all of these options and to produce a project file which Skyworks uses to preprogram all devices with custom orderable part number ("custom OPN").

Custom OPN devices contain all of the initialization information in their non-volatile memory (NVM) so that it powers up fully configured and ready to go.

Because preprogrammed device applications are inherently quite different from one another, the default power up values of the register settings can be determined using the custom OPN utility at: https://www.skyworksinc.com/en/Application-Pages/Timing-Lookup-Customize.

Custom OPN devices include a device top mark which includes the unique OPN ID. Refer to the device data sheet's Ordering Guide and Top Mark sections for more details.

Both "base" and "factory preprogrammed" devices can have their operating configurations changed at any time using volatile reads and writes to the registers. Both types of devices can also have their current register configuration written to the NVM by executing an NVM bank burn sequence (see 4.3 NVM Programming.)

14.2 Register Map Pages and Default Settings Values

The Si5345/44/42 family has a large register map and is divided into separate pages. Each page contains a total of 256 registers, although all 256 registers are not used. Register 1 on each page is reserved to indicate the page and register 0x00FE is reserved for the device ready status. The following is a summary of the content that can be found on each of the pages. Note any page that is not listed is not used for the device. Do not attempt to write to registers that have not been described in this document, even if they are accessible. Note that the default value will depend on the values loaded into NVM, which is determined by the part number.

Where not provided in the register map information below, you can get the default values of the register map settings by accessing the Skyworks part number lookup utility. Register map settings values are listed in the datasheet addendum, which can also be accessed by using the link above. The register maps are broken out for the Si5345, Si5344, and Si5342 separately.

Table 14.1. Register Map Paging Descriptions

Page	Start Address (Hex)	Start Address (Decimal)	Contents
Page 0	0000h	0	Alarms, interrupts, reset, other configuration
Page 1	0100h	256	Clock output configuration
Page 2	0200h	512	P,R dividers, scratch area
Page 3	0300h	768	Output N dividers, N divider Finc/Fdec
Page 4	0400h	1024	ZD mode configuration
Page 5	0500h	1280	M divider, BW, holdover, input switch, FINC/DEC
Page 9	0900h	2304	Control IO configuration

R = Read Only

R/W = Read Write

S = Self Clearing

Registers that are sticky are cleared by writing "0" to the bits that have been set in hardware. A self-clearing bit will clear on its own when the state has changed.

15. Si5345 Register Definitions

15.1 Page 0 Registers Si5345

Table 15.1. 0x0001 Page

Reg Address	Bit Field	Туре	Name	Description
0x0001	7:0	R/W	PAGE	Selects one of 256 possible pages.

On every page, there is a "Page Register" located at address 0x01. When read, it indicates the current page. When written, it changes the page to the value entered. There are page registers at addresses 0x0001, 0x0101, 0x0201, 0x0301, ... etc.

Table 15.2. 0x0002-0x0003 Base Part Number

Reg Address	Bit Field	Туре	Name	Value	Description
0x0002	7:0	R	PN_BASE	0x45	Four-digit "base" part number, one nibble per digit.
0x0003	15:8	R	PN_BASE	0x53	Example: Si5345A-D-GM. The base part number (OPN) is 5345, which is stored in this register.

Refer to the device data sheet Ordering Guide section for more information about device grades.

Table 15.3. 0x0004 Device Grade

Reg Address	Bit Field	Туре	Name	Description
0x0004	7:0	R	GRADE	One ASCII character indicating the device speed/synthesis mode.
				0 = A
				1 = B
				2 = C
				3 = D

Table 15.4. 0x0005 Device Revision

Reg Address	Bit Field	Туре	Name	Description
0x0005	7:0	R	DEVICE_REV	One ASCII character indicating the device revision level.
				0 = A; 1 = B, etc.
				Example Si5345C-D12345-GM, the device revision is "D" and stored as 3.

Table 15.5. 0x0006-0x0008 TOOL_VERSION

Reg Address	Bit Field	Туре	Name ¹	Description
0x0006	3:0	R/W	TOOL_VERSION[3:0]	Special
0x0006	7:4	R/W	TOOL_VERSION[7:4]	Revision

Reg Address	Bit Field	Туре	Name ¹	Description
0x0007	7:0	R/W	TOOL_VERSION[15:8]	Minor[7:0]
0x0008	0	R/W	TOOL_VERSION[15:8]	Minor[8]
0x0008	4:1	R/W	TOOL_VERSION[16]	Major
0x0008	7:5	R/W	TOOL_VERSION[13:17]	Tool. 0 for ClockBuilder Pro

Note:

Table 15.6. 0x0009 Temperature Grade

Reg Address	Bit Field	Туре	Name	Description
0x0009	7:0	R/W	TEMP_GRADE	Device temperature grading
				0 = Industrial (–40° C to 85° C) ambient conditions

Table 15.7. 0x000A Package ID

Reg Address	Bit Field	Туре	Name	Description
0x000A	7:0	R/W	PKG_ID	Package ID
				0 = 9x9 mm 64 QFN

Part numbers are of the form:

Si<Part Num Base><Grade>-<Device Revision><OPN ID>-<Temp Grade><Package ID>

Examples

Si5345C-D12345-GM.

Applies to a "base" or "blank" OPN (Ordering Part Number) device. These devices are factory pre-programmed with the frequency plan and all other operating characteristics defined by the user's ClockBuilder Pro project file.

Si5345C-D-GM.

Applies to a "base" or "non-custom" OPN device. Base devices are factory pre-programmed to a specific base part type (e.g., Si5345 but exclude any user-defined frequency plan or other user-defined operating characteristics selected in ClockBuilder Pro.

Table 15.8. 0x000B I²C Address

Reg Address	Bit Field	Туре	Setting Name	Description
0x000B	6:0	R/W	I2C_ADDR	The upper five bits of the 7-bit I ² C address.
				The lower two bits are controlled by the A1 and A0 pins. Note: This register is not bank burnable.

Table 15.9. 0x000C Internal Status Bits

Reg Address	Bit Field	Туре	Name	Description
0x000C	0	R	SYSINCAL	1 if the device is calibrating.
0x000C	1	R	LOSXAXB	1 if there is no signal at the XAXB pins.

^{1.} The software tool version that creates the register values downloaded at power up is represented by TOOL_VERSION.

Reg Address	Bit Field	Туре	Name	Description
0x000C	3	R	XAXB_ERR	1 if there is a problem locking to the XAXB input signal.
0x000C	5	R	SMBUS_TIMEOUT	1 if there is an SMBus timeout error.

Bit 1 is the LOS status monitor for the XTAL or REFCLK at the XA/XB pins.

Table 15.10. 0x000D Out-of-Frequency (OOF) and Loss-of Signal (LOS) Alarms

Reg Address	Bit Field	Туре	Name	Description
0x000D	3:0	R	LOS	1 if the clock input is currently LOS
0x000D	7:4	R	OOF	1 if the clock input is currently OOF

Note that each bit corresponds to the input. The LOS and OOF bits are not sticky.

Input 0 (IN0) corresponds to LOS 0x000D [0], OOF 0x000D [4]

Input 1 (IN1) corresponds to LOS 0x000D [1], OOF 0x000D [5]

Input 2 (IN2) corresponds to LOS 0x000D [2], OOF 0x000D [6]

Input 3 (IN3) corresponds to LOS 0x000D [3], OOF 0x000D [7]

Table 15.11. 0x000E Holdover and LOL Status

Reg Address	Bit Field	Туре	Name	Description
0x000E	1	R	LOL	1 if the DSPLL is out of lock
0x000E	5	R	HOLD	1 if the DSPLL is in holdover (or free run)

These status bits indicate if the DSPLL is in holdover and if it is in Loss of Lock. These bits are not sticky.

Table 15.12. 0x000F Calibration Status

Reg Address	Bit Field	Type	Name	Description
0x000F	5	R	CAL_PLL	1 if the DSPLL internal calibration is busy

This status bit indicates if a DSPLL is currently busy with calibration. This bit is not sticky.

Table 15.13. 0x0011 Internal Error Flags

Reg Address	Bit Field	Туре	Name	Description
0x0011	0	R/W	SYSINCAL_FLG	Sticky version of SYSINCAL. Write a 0 to this bit to clear.
0x0011	1	R/W	LOSXAXB_FLG	Sticky version of LOSXAXB. Write a 0 to this bit to clear.
0x0011	3	R/W	XAXB_ERR_FLG	Sticky version of XAXB_ERR.Write a 0 to this bit to clear.
0x0011	5	R/W	SMBUS_TIMEOUT_FLG	Sticky version of SMBUS_TIMEOUT. Write a 0 to this bit to clear.

If any of these six bits are high, there is an internal fault. Please contact Skyworks. These are sticky flag bits. They are cleared by writing zero to the bit that has been set.

Table 15.14. 0x0012 Sticky OOF and LOS Flags

Reg Address	Bit Field	Туре	Name	Description
0x0012	3:0	R/W	LOS_FLG	1 if the clock input is LOS for the given input
0x0012	7:4	R/W	OOF_FLG	1 if the clock input is OOF for the given input

These are the sticky flag versions of register 0x000D. These bits are cleared by writing 0 to the bits that have been set.

Input 0 (IN0) corresponds to LOS_FLG 0x0012 [0], OOF_FLG 0x0012 [4]

Input 1 (IN1) corresponds to LOS_FLG 0x0012 [1], OOF_FLG 0x0012 [5]

Input 2 (IN2) corresponds to LOS_FLG 0x0012 [2], OOF_FLG 0x0012 [6]

Input 3 (IN3) corresponds to LOS_FLG 0x0012 [3], OOF_FLG 0x0012 [7]

Table 15.15. 0x0013 Sticky Holdover and LOL Flags

Reg Address	Bit Field	Туре	Name	Description
0x0013	1	R/W	LOL_FLG	1 if the DSPLL was unlocked
0x0013	5	R/W	HOLD_FLG	1 if the DSPLL was in holdover or free run

These are the sticky flag versions of register 0x000E. These bits are cleared by writing 0 to the bits that have been set.

Table 15.16. 0x0014 Sticky PLL In Calibration Flag

Reg Address	Bit Field	Type	Name	Description
0x0014	5	R/W	CAL_PLL_FLG	1 if the internal calibration was busy

This bit is the sticky flag version of 0x000F. This bit is cleared by writing 0 to bit 5.

Table 15.17. 0x0016

Reg Address	Bit Field	Туре	Name	Description
0x0016	1	R/W	LOL_ON_HOLD	Set by CBPro.

Table 15.18. 0x0017 Status Flag Masks

Reg Address	Bit Field	Туре	Name	Description
0x0017	0	R/W	SYSINCAL_INTR_MSK	1 to mask SYSINCAL_FLG from causing an interrupt
0x0017	1	R/W	LOSXAXB_INTR_MSK	1 to mask the LOSXAXB_FLG from causing an interrupt
0x0017	5	R/W	SMBUS_TIMEOUT_FLG_MSK	1 to mask SMBUS_TIMEOUT_FLG from the interrupt
0x0017	6	R/W	RESERVED	Factory set to 1 to mask reserved bit from causing an interrupt. Do not clear this bit.
0x0017	7	R/W	RESERVED	Factory set to 1 to mask reserved bit from causing an interrupt. Do not clear this bit.

These are the interrupt mask bits for the fault flags in register 0x0011. If a mask bit is set, the alarm will be blocked from causing an interrupt.

Note: Bit 1 corresponds to XAXB LOS from asserting the interrupt (INTR) pin.

Table 15.19. 0x0018 OOF and LOS Masks

Reg Address	Bit Field	Туре	Name	Description
0x0018	3:0	R/W	LOS_INTR_MSK	1 to mask the clock input LOS flag
0x0018	7:4	R/W	OOF_INTR_MSK	1 to mask the clock input OOF flag

These are the interrupt mask bits for the OOF and LOS flags in register 0x0012.

Input 0 (IN0) corresponds to LOS INTR MSK 0x0018 [0], OOF INTR MSK 0x0018 [4]

Input 1 (IN1) corresponds to LOS_INTR_MSK 0x0018 [1], OOF_INTR_MSK 0x0018 [5]

Input 2 (IN2) corresponds to LOS_INTR_MSK 0x0018 [2], OOF_INTR_MSK 0x0018 [6]

Input 3 (IN3) corresponds to LOS_INTR_MSK 0x0018 [3], OOF_INTR_MSK 0x0018 [7]

Table 15.20. 0x0019 Holdover and LOL Masks

Reg Address	Bit Field	Туре	Name	Description
0x0019	1	R/W	LOL_INTR_MSK	1 to mask the clock input LOL flag
0x0019	5	R/W	HOLD_INTR_MSK	1 to mask the holdover flag

These are the interrupt mask bits for the LOL and HOLD flags in register 0x0013. If a mask bit is set the alarm will be blocked from causing an interrupt.

Table 15.21. 0x001A PLL In Calibration Interrupt Mask

Reg Address	Bit Field	Туре	Name	Description
0x001A	5	R/W	CAL_INTR_MSK	1 to mask the DSPLL internal calibration busy flag

The interrupt mask for this bit flag bit corresponds to register 0x0014.

Table 15.22. 0x001C Soft Reset and Calibration

Reg Address	Bit Field	Туре	Name	Description
0x001C	0	S	SOFT_RST_ALL	1 Initialize and calibrates the entire device
				0 No effect
0x001C	2	S	SOFT_RST	1 Initialize outer loop
				0 No effect

These bits are of type "S", which is self-clearing.

Table 15.23. 0x001D FINC, FDEC

Reg Address	Bit Field	Туре	Name	Description
0x001D	0	S	FINC	1 a rising edge will cause the selected MultiSynth to increment the output frequency by the Nx_FSTEPW parameter. See registers 0x0339–0x0358
0x001D	1	S	FDEC	1 a rising edge will cause the selected MultiSynth to decrement the output frequency by the Nx_FSTEPW parameter. See registers 0x0339–0x0358

Figure 15.1 FINC, FDEC Logic Diagram on page 87 shows the logic for the FINC, FDEC bits.




Figure 15.1. FINC, FDEC Logic Diagram

Table 15.24. 0x001E Power Down and Hard Reset

Reg Address	Bit Field	Туре	Name	Description
0x001E	0	R/W	PDN	1 to put the device into low power mode
0x001E	1	R/W	HARD_RST	1 causes hard reset. The same as power up except that the serial port access is not held at reset. 0 No reset
0x001E	2	S	SYNC	1 to reset all output R dividers to the same state.

Table 15.25. 0x002B SPI 3 vs 4 Wire

Reg Address	Bit Field	Туре	Name	Description
0x002B	3	R/W	SPI_3WIRE	0 for 4-wire SPI, 1 for 3-wire SPI
0x002B	5	R/W	AUTO_NDIV_UPDATE	Set by CBPro.

Table 15.26. 0x002C LOS Enable

Reg Address	Bit Field	Туре	Name	Description
0x002C	3:0	R/W	LOS_EN	1 to enable LOS for a clock input;
				0 for disable
0x002C	4	R/W	LOSXAXB_DIS	Enable LOS detection on the XAXB inputs.
				0: Enable LOS Detection (default)
				1: Disable LOS Detection

Input 0 (IN0): LOS_EN[0]

Input 1 (IN1): LOS_EN[1]
Input 2 (IN2): LOS_EN[2]
Input 3 (IN3): LOS_EN[3]

Table 15.27. 0x002D Loss of Signal Requalification Value

Reg Address	Bit Field	Туре	Name	Description
0x002D	1:0	R/W	LOS0_VAL_TIME	Clock Input 0
				0 for 2 msec
				1 for 100 msec
				2 for 200 msec
				3 for one second
0x002D	3:2	R/W	LOS1_VAL_TIME	Clock Input 1, same as above
0x002D	5:4	R/W	LOS2_VAL_TIME	Clock Input 2, same as above
0x002D	7:6	R/W	LOS3_VAL_TIME	Clock Input 3, same as above

When an input clock is gone (and therefore has an active LOS alarm), if the clock returns, there is a period of time that the clock must be within the acceptable range before the alarm is removed. This is the LOS_VAL_TIME.

Table 15.28. 0x002E-0x002F LOS0 Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x002E	7:0	R/W	LOS0_TRG_THR	16-bit Threshold Value
0x002F	15:8	R/W	LOS0_TRG_THR	

ClockBuilder Pro calculates the correct LOS register threshold trigger value for Input 0, given a particular frequency plan.

Table 15.29. 0x0030-0x0031 LOS1 Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0030	7:0	R/W	LOS1_TRG_THR	16-bit Threshold Value
0x0031	15:8	R/W	LOS1_TRG_THR	

ClockBuilder Pro calculates the correct LOS register threshold trigger value for Input 1, given a particular frequency plan.

Table 15.30. 0x0032-0x0033 LOS2 Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0032	7:0	R/W	LOS2_TRG_THR	16-bit Threshold Value
0x0033	15:8	R/W	LOS2_TRG_THR	

ClockBuilder Pro calculates the correct LOS register threshold trigger value for Input 2, given a particular frequency plan.

Table 15.31. 0x0034-0x0035 LOS3 Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0034	7:0	R/W	LOS3_TRG_THR	16-bit Threshold Value
0x0035	15:8	R/W	LOS3_TRG_THR	

ClockBuilder Pro calculates the correct LOS register threshold trigger value for Input 3, given a particular frequency plan.

Table 15.32. 0x0036-0x0037 LOS0 Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0036	7:0	R/W	LOS0_CLR_THR	16-bit Threshold Value
0x0037	15:8	R/W	LOS0_CLR_THR	

ClockBuilder Pro calculates the correct LOS register clear threshold value for Input 0, given a particular frequency plan.

Table 15.33. 0x0038-0x0039 LOS1 Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0038	7:0	R/W	LOS1_CLR_THR	16-bit Threshold Value
0x0039	15:8	R/W	LOS1_CLR_THR	

ClockBuilder Pro calculates the correct LOS register clear threshold value for Input 1, given a particular frequency plan.

Table 15.34. 0x003A-0x003B LOS2 Clear Threshold

Reg Address	Bit Field	Type	Name	Description
0x003A	7:0	R/W	LOS2_CLR_THR	16-bit Threshold Value
0x003B	15:8	R/W	LOS2_CLR_THR	

ClockBuilder Pro calculates the correct LOS register clear threshold value for Input 2, given a particular frequency plan.

Table 15.35. 0x003C-0x003D LOS3 Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x003C	7:0	R/W	LOS3_CLR_THR	16-bit Threshold Value
0x003D	15:8	R/W	LOS3_CLR_THR	

ClockBuilder Pro calculates the correct LOS register clear threshold value for Input 3, given a particular frequency plan.

Table 15.36. 0x003F OOF Enable

Reg Address	Bit Field	Туре	Name	Description
0x003F	3:0	R/W	OOF_EN	1 to enable, 0 to disable
0x003F	7:4	R/W	FAST_OOF_EN	1 to enable, 0 to disable

Input 0 corresponds to OOF EN [0], FAST OOF EN [4]

Input 1 corresponds to OOF_EN [1], FAST_OOF_EN [5]

Input 2 corresponds to OOF_EN [2], FAST_OOF_EN [6]

Input 3 corresponds to OOF_EN [3], FAST_OOF_EN [7]

Table 15.37. 0x0040 OOF Reference Select

Reg Address	Bit Field	Туре	Name	Description
0x0040	2:0	R/W	OOF_REF_SEL	0 for CLKIN0
				1 for CLKIN1
				2 for CLKIN2
				3 for CLKIN3
				4 for XAXB

Table 15.38. 0x0041-0x0045 OOF Divider Select

Reg Address	Bit Field	Туре	Name	Description
0x0041	4:0	R/W	OOF0_DIV_SEL	Sets a divider for the OOF circuitry for each input clock
0x0042	4:0	R/W	OOF1_DIV_SEL	0,1,2,3. The divider value is 2 ^{OOFx_DIV_SEL} . CBPro sets these dividers.
0x0043	4:0	R/W	OOF2_DIV_SEL	
0x0044	4:0	R/W	OOF3_DIV_SEL	
0x0045	4:0	R/W	OOFXO_DIV_SEL	

Table 15.39. 0x0046-0x0049 Out of Frequency Set Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0046	7:0	R/W	OOF0_SET_THR	OOF Set threshold. Range is up to ±500 ppm in steps of 1/16 ppm.
0x0047	7:0	R/W	OOF1_SET_THR	OOF Set threshold. Range is up to ±500 ppm in steps of 1/16 ppm.
0x0048	7:0	R/W	OOF2_SET_THR	OOF Set threshold. Range is up to ±500 ppm in steps of 1/16 ppm.
0x0049	7:0	R/W	OOF3_SET_THR	OOF Set threshold. Range is up to ± 500 ppm in steps of 1/16 ppm.

Table 15.40. 0x004A-0x004D Out of Frequency Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x004A	7:0	R/W	OOF0_CLR_THR	OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm.
0x004B	7:0	R/W	OOF1_CLR_THR	OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm.
0x004C	7:0	R/W	OOF2_CLR_THR	OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm.
0x004D	7:0	R/W	OOF3_CLR_THR	OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm.

Table 15.41. 0x004E-0x04F OOF Detection Windows

Reg Address	Bit Field	Туре	Setting Name	Description
0x004E	2:0	R/W	OOF0_DETWIN_SEL	Values calculated by CBPro.
0x004E	6:4	R/W	OOF1_DETWIN_SEL	Values calculated by CBPro.
0x004F	2:0	R/W	OOF2_DETWIN_SEL	Values calculated by CBPro.
0x004F	6:4	R/W	OOF3_DETWIN_SEL	Values calculated by CBPro.

Table 15.42. 0x0050 OOF_ON_LOS

Reg Address	Bit Field	Туре	Setting Name	Description
0x0050	3:0	R/W	OOF_ON_LOS	Values set by CBPro

Table 15.43. 0x0051-0x0054 Fast Out of Frequency Set Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0051	3:0	R/W	FAST_OOF0_SET_THR	(1+ value) x 1000 ppm
0x0052	3:0	R/W	FAST_OOF1_SET_THR	(1+ value) x 1000 ppm
0x0053	3:0	R/W	FAST_OOF2_SET_THR	(1+ value) x 1000 ppm
0x0054	3:0	R/W	FAST_OOF3_SET_THR	(1+ value) x 1000 ppm

These registers determine the OOF alarm set threshold for IN3, IN2, IN1 and IN0 when the fast control is enabled. The value in each of the register is (1+ value) x 1000 ppm. ClockBuilder Pro is used to determine the values for these registers.

Table 15.44. 0x0055-0x0058 Fast Out of Frequency Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0055	3:0	R/W	FAST_OOF0_CLR_THR	(1+ value) x 1000 ppm
0x0056	3:0	R/W	FAST_OOF1_CLR_THR	(1+ value) x 1000 ppm
0x0057	3:0	R/W	FAST_OOF2_CLR_THR	(1+ value) x 1000 ppm
0x0058	3:0	R/W	FAST_OOF3_CLR_THR	(1+ value) x 1000 ppm

These registers determine the OOF alarm clear threshold for IN3, IN2, IN1 and IN0 when the fast control is enabled. The value in each of the register is (1+ value) x 1000 ppm. ClockBuilder Pro is used to determine the values for these registers.

OOF needs a frequency reference. ClockBuilder Pro provides the OOF register values for a particular frequency plan.

Table 15.45. 0x0059 Fast OOF Detection Window

Reg Address	Bit Field	Туре	Name	Description
0x0059	1:0	R/W	FAST_OOF0_DETWIN_SEL	Values calculated by CBPro.
0x0059	3:2	R/W	FAST_OOF1_DETWIN_SEL	Values calculated by CBPro.
0x0059	5:4	R/W	FAST_OOF2_DETWIN_SEL	Values calculated by CBPro.
0x0059	7:6	R/W	FAST_OOF3_DETWIN_SEL	Values calculated by CBPro.

Table 15.46. 0x005A-0x005D OOF0 Ratio for Reference

Reg Address	Bit Field	Туре	Name	Description
0x005A	7:0	R/W	OOF0_RATIO_REF	Values calculated by CBPro.
0x005B	15:8	R/W	OOF0_RATIO_REF	Values calculated by CBPro.
0x005C	23:16	R/W	OOF0_RATIO_REF	Values calculated by CBPro.
0x005D	25:24	R/W	OOF0_RATIO_REF	Values calculated by CBPro.

Table 15.47. 0x005E-0x0061 OOF1 Ratio for Reference

Reg Address	Bit Field	Туре	Name	Description
0x005E	7:0	R/W	OOF1_RATIO_REF	Values calculated by CBPro.
0x005F	15:8	R/W	OOF1_RATIO_REF	Values calculated by CBPro.
0x0060	23:16	R/W	OOF1_RATIO_REF	Values calculated by CBPro.
0x0061	25:24	R/W	OOF1_RATIO_REF	Values calculated by CBPro.

Table 15.48. 0x0062-0x0065 OOF2 Ratio for Reference

Reg Address	Bit Field	Туре	Name	Description
0x0062	7:0	R/W	OOF2_RATIO_REF	Values calculated by CBPro.
0x0063	15:8	R/W	OOF2_RATIO_REF	Values calculated by CBPro.
0x0064	23:16	R/W	OOF2_RATIO_REF	Values calculated by CBPro.
0x0065	25:24	R/W	OOF2_RATIO_REF	Values calculated by CBPro.

Table 15.49. 0x0066-0x0069 OOF3 Ratio for Reference

Reg Address	Bit Field	Туре	Name	Description
0x0066	7:0	R/W	OOF3_RATIO_REF	Values calculated by CBPro
0x0067	15:8	R/W	OOF3_RATIO_REF	
0x0068	23:16	R/W	OOF3_RATIO_REF	
0x0069	25:24	R/W	OOF3_RATIO_REF	

Table 15.50. 0x0092 Fast LOL Enable

Reg Address	Bit Field	Туре	Name	Description
0x0092	1	R/W	LOL_FST_EN	Enables fast detection of LOL. A large input frequency error will quickly assert LOL when this is enabled.

Table 15.51. 0x0093 Fast LOL Detection Window

Reg Address	Bit Field	Туре	Name	Description
0x0093	7:4	R/W	LOL_FST_DETWIN_SEL	Values calculated by CBPro

Table 15.52. 0x0095 Fast LOL Detection Value

Reg Address	Bit Field	Туре	Name	Description
0x0095	3:2	R/W	LOL_FST_VALWIN_SEL	Values calculated by CBPro.

Table 15.53. 0x0096 Fast LOL Set Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0096	7:4	R/W	LOL_FST_SET_THR_SEL	Values calculated by CBPro

Table 15.54. 0x0098 Fast LOL Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0098	7:4	R/W	LOL_FST_CLR_THR_SEL	Values calculated by CBPro.

Table 15.55. 0x009A LOL Enable

Reg Address	Bit Field	Туре	Name	Description
0x009A	1	R/W	LOL_SLOW_EN_PLL	1 to enable LOL; 0 to disable LOL.

ClockBuilder Pro provides the LOL register values for a particular frequency plan.

Table 15.56. 0x009B Slow LOL Detection Window

Reg Address	Bit Field	Туре	Name	Description
0x009B	7:4	R/W	LOL_SLW_DETWIN_SEL	Values calculated by CBPro.

Table 15.57. 0x009D Slow LOL Detection Value

Reg Address	Bit Field	Туре	Setting Name	Description
0x009D	3:2	R/W	LOL_SLW_VALWIN_SEL	Values calculated by CBPro.

Table 15.58. 0x009E LOL Set Threshold

Reg Address	Bit Field	Туре	Name	Description
0x009E	7:4	R/W		Configures the loss of lock set thresholds. Selectable as 0.1, 0.3, 1, 3, 10, 30, 100, 300, 1000, 3000, 10000. Values are in ppm.

The following are the thresholds for the value that is placed in the top four bits of register 0x009E.

0 = 0.1 ppm

1 = 0.3 ppm

2 = 1 ppm

3 = 3 ppm

4 = 10 ppm

5 = 30 ppm

- 6 = 100 ppm
- 7 = 300 ppm
- 8 = 1000 ppm
- 9 = 3000 ppm
- 10 = 10000 ppm

Table 15.59. 0x00A0 LOL Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x00A0	7:4	R/W	LOL_SLW_CLR_THR	Configures the loss of lock set thresholds. Selectable as 0.1, 0.3, 1, 3, 10, 30, 100, 300, 1000, 3000, 10000. Values are in ppm.

The following are the thresholds for the value that is placed in the top four bits of register 0x00A0. ClockBuilder Pro[™] sets these values.

- 0 = 0.1 ppm
- 1 = 0.3 ppm
- 2 = 1 ppm
- 3 = 3 ppm
- 4 = 10 ppm
- 5 = 30 ppm
- 6 = 100 ppm
- 7 = 300 ppm
- 8 = 1000 ppm
- 9 = 3000 ppm
- 10 = 10000 ppm

Table 15.60. 0x00A2 LOL Timer Enable

Reg Address	Bit Field	Туре	Name	Description
0x00A2	1	R/W	LOL_TIMER_EN	0 to disable
				1 to enable

Table 15.61. 0x00A9-0x00AC LOL_CLR_DELAY_DIV256

Reg Address	Bit Field	Туре	Name	Description
0x00A9	7:0	R/W	LOL_CLR_DELAY_DIV256	Set by CBPro.
0x00AA	15:8	R/W	LOL_CLR_DELAY_DIV256	Set by CBPro.
0x00AB	23:16	R/W	LOL_CLR_DELAY_DIV256	Set by CBPro.
0x00AC	28:24	R/W	LOL_CLR_DELAY_DIV256	Set by CBPro.

Table 15.62. 0x00E2

Reg Address	Bit Field	Туре	Name	Description
0x00E2	7:0	R	ACTIVE_NVM_BANK	Read-only field indicating number of user bank writes carried out so far.
				Value Description
				0 zero
				3 one
				15 two
				63 three

Table 15.63. 0x00E3

Reg Address	Bit Field	Туре	Setting Name	Description
0x00E3	7:0	R/W	NVM_WRITE	Write 0xC7 to initiate an NVM bank burn.

Table 15.64. 0x00E4

Reg Address	Bit Field	Туре	Setting Name	Description
0x00E4	0	S		When set, this bit will read the NVM down into the volatile memory.

Table 15.65. 0x00E5 Fastlock Extend Enable

Reg Address	Bit Field	Туре	Name	Description
0x00E5	5	R/W	FASTLOCK_EXTEND_EN	Extend Fastlock bandwidth period past LOL Clear
				0: Do not extend Fastlock period
				1: Extend Fastlock period (default)

Table 15.66. 0x00EA-0x00ED FASTLOCK_EXTEND

Reg Address	Bit Field	Туре	Name	Description
0x00EA	7:0	R/W	FASTLOCK_EXTEND	29-bit value. Set by CBPro to minimize the phase transients when switching the PLL bandwidth. See FASTLOCK_EXTEND_SCL.
0x00EB	15:8	R/W	FASTLOCK_EXTEND	29-bit value. Set by CBPro to minimize the phase transients when switching the PLL bandwidth. See FASTLOCK_EXTEND_SCL.
0x00EC	23:16	R/W	FASTLOCK_EXTEND	29-bit value. Set by CBPro to minimize the phase transients when switching the PLL bandwidth. See FASTLOCK_EXTEND_SCL.
0x00ED	28:24	R/W	FASTLOCK_EXTEND	29-bit value. Set by CBPro to minimize the phase transients when switching the PLL bandwidth. See FASTLOCK_EXTEND_SCL.

Table 15.67. 0x00F6

Reg Address	Bit Field	Туре	Name	Description
0x00F6	0	R	REG_0xF7_INTR	Set by CBPro.
0x00F6	1	R	REG_0xF8_INTR	Set by CBPro.
0x00F6	2	R	REG_0xF9_INTR	Set by CBPro.

Table 15.68. 0x00F7

Reg Address	Bit Field	Туре	Name	Description
0x00F7	0	R	SYSINCAL_INTR	Set by CBPro.
0x00F7	1	R	LOSXAXB_INTR	Set by CBPro.
0x00F7	2	R	LOSREF_INTR	Set by CBPro.
0x00F7	4	R	LOSVCO_INTR	Set by CBPro.
0x00F7	5	R	SMBUS_TIME_O UT_INTR	Set by CBPro.

Table 15.69. 0x00F8

Reg Address	Bit Field	Туре	Name	Description	
0x00F8	3:0	R	LOS_INTR	Set by CBPro.	
0x00F8	7:4	R	OOF_INTR	Set by CBPro.	

Table 15.70. 0x00F9

Reg Address	Bit Field	Туре	Name	Description
0x00F9	1	R	LOL_INTR	Set by CBPro.
0x00F9	5	R	HOLD_INTR	Set by CBPro.

Table 15.71. 0x00FE Device Ready

Reg Address	Bit Field	Туре	Name	Description
0x00FE	7:0	R	_	Ready Only byte to indicate device is ready. When read data is 0x0F one can safely read/write registers. This register is repeated on every page therefore a page write is not ever required to read the DEVICE_READY status.

15.2 Page 1 Registers Si5345

Table 15.72. 0x0102 Global OE Gating for All Clock Output Drivers

Reg Address	Bit Field	Туре	Name	Description
0x0102	0	R/W	OUTALL_DISABLE_LOW	1 Pass through the output enables, 0 disables all output drivers

Table 15.73. 0x0108 Clock Output Driver 0 and R-Divider 0 Configuration

Reg Address	Bit Field	Туре	Name	Description
0x0108	0	R/W	OUT0_PDN Output driver 0: 0 to power up the regulator, 1 to power down the regulator. Clock outputs will be weakly pulled low.	
0x0108	1	R/W	OUT0_OE Output driver 0: 0 to disable the output, 1 to enable the output	
0x0108	2	R/W	OUT0_RDIV_FORCE2 0 R0 divider value is set by R0_REG	
				1 R0 divider value is forced into divide by 2

Table 15.74. 0x0109 Output 0 Format

Reg Address	Bit Field	Туре	Name	Description
0x0109	2:0	R/W	OUT0_FORMAT	0 Reserved
				1 swing mode (normal swing) differential
				2 swing mode (high swing) differential
				3 Reserved
				4 LVCMOS single ended
				5 LVCMOS (+pin only)
				6 LVCMOS (-pin only
				7 Reserved
0x0109	3	R/W	OUT0_SYNC_EN	0 disable
				1 enable
				enable/disable synchronized (glitchless) operation. When enabled, the power down and output enables are synchronized to the output clock.
0x0109	5:4	R/W	OUT0_DIS_STATE	Determines the state of an output driver when disabled, selectable as
				00 Disable low
				01 Disable high
				10 Reserved
				11 Reserved
0x0109	7:6	R/W	OUT0_CMOS_DRV	LVCMOS output impedance. Selectable as CMOS1,CMOS2, CMOS3.

See 6.2 Performance Guidelines for Outputs.

Table 15.75. 0x010A Output 0 Swing and Amplitude

Reg Address	Bit Field	Туре	Name	Description
0x010A	3:0	R/W	OUT0_CM This field only applies when OUT0_FORMAT=1 or See Table 6.10 Settings for LVDS, LVPECL, and H on page 41 and 18. Setting the Differential Output to Non-Standard Amplitudes for details of the setting	
0x010A	6:4	R/W	OUTO_AMPL This field only applies when OUTO_FORMAT=1, 2 3. See Table 5.5 Hitless Switching Enable Bit on p 22 and 18. Setting the Differential Output Driver to Standard Amplitudes for details of the settings.	

See the settings and values from Table 6.10 Settings for LVDS, LVPECL, and HCSL on page 41 for details of the settings. ClockBuilder Pro is used to select the correct settings for this register.

Table 15.76. 0x010B R-Divider 0 Mux Selection

Reg Address	Bit Field	Type	Name	Description
0x010B	2:0	R/W	OUT0_MUX_SEL	Output driver 0 input mux select. This selects the source of the multisynth.
				0: N0
				1: N1
				2: N2
				3: N3
				4: N4
				5: reserved
				6: reserved
				7: reserved
0x010B	3	R/W	OUT0_VDD_SEL_EN	1 = Enable OUT0_VDD_SEL
0x010B	5:4	R/W	OUT0_VDD_SEL	Must be set to the VDD0 voltage.
				0: 3.3 V
				1: 1.8 V
				2: 2.5 V
				3: Reserved
0x010B	7:6	R/W	OUT0_INV	CLK and CLK not inverted
				CLK inverted
				CLK and CLK inverted
				CLK inverted

Each output can be configured to use Multisynth N0-N4 divider. The frequency for each N-divider is set in registers 0x0302–0x0337 for N0 to N4. Five different frequencies can be set in the N-dividers (N0–N4) and each of the 10 outputs can be configured to any of the five different frequencies.

The 10 output drivers are all identical. The single set of descriptions above for output driver 0 applies to the other 9 output drivers.

Table 15.77. Registers that Follow the Same Definitions Above

Register Address	Description	(Same as) Address
0x010D	Clock Output Driver 1 Config	0x0108
0x010E	Clock Output Driver 1 Format, Sync	0x0109
0x010F	Clock Output Driver 1 Ampl, CM	0x010A
0x0110	OUT1_MUX_SEL, OUT1_VDD_SEL_EN, OUT1_VDD_SEL, OUT1_INV	0x010B
0x0112	Clock Output Driver 2 Config	0x0108
0x0113	Clock Output Driver 2 Format, Sync	0x0109
0x0114	Clock Output Driver 2 Ampl, CM	0x010A
0x0115	OUT2_MUX_SEL, OUT2_VDD_SEL_EN, OUT2_VDD_SEL, OUT2_INV	0x010B
0x0117	Clock Output Driver 3 Config	0x0108
0x0118	Clock Output Driver 3 Format, Sync	0x0109
0x0119	Clock Output Driver 3 Ampl, CM	0x010A
0x011A	OUT3_MUX_SEL, OUT3_VDD_SEL_EN, OUT3_VDD_SEL, OUT3_INV	0x010B
0x011C	Clock Output Driver 4 Config	0x0108
0x011D	Clock Output Driver 4 Format, Sync	0x0109
0x011E	Clock Output Driver 4 Ampl, CM	0x010A
0x011F	OUT4_MUX_SEL, OUT4_VDD_SEL_EN, OUT4_VDD_SEL, OUT4_INV	0x010B
0x0121	Clock Output Driver 5 Config	0x0108
0x0122	Clock Output Driver 5 Format, Sync	0x0109
0x0123	Clock Output Driver 5 Ampl, CM	0x010A
0x0124	OUT5_MUX_SEL, OUT5_VDD_SEL_EN, OUT5_VDD_SEL, OUT5_INV	0x010B
0x0126	Clock Output Driver 6 Config	0x0108
0x0127	Clock Output Driver 6 Format, Sync	0x0109
0x0128	Clock Output Driver 6 Ampl, CM	0x010A
0x0129	OUT6_MUX_SEL, OUT6_VDD_SEL_EN, OUT6_VDD_SEL, OUT6_INV	0x010B
0x012B	Clock Output Driver 7 Config	0x0108
0x012C	Clock Output Driver 7 Format, Sync	0x0109
0x012D	Clock Output Driver 7 Ampl, CM	0x010A
0x012E	OUT7_MUX_SEL, OUT7_VDD_SEL_EN, OUT7_VDD_SEL, OUT7_INV	0x010B
0x0130	Clock Output Driver 8 Config	0x0108
0x0131	Clock Output Driver 8 Format, Sync	0x0109
0x0132	Clock Output Driver 8 Ampl, CM	0x010A

Register Address	Description	(Same as) Address
0x0133	OUT8_MUX_SEL, OUT8_VDD_SEL_EN, OUT8_VDD_SEL, OUT8_INV	0x010B
0x013A	Clock Output Driver 9 Config	0x0108
0x013B	Clock Output Driver 9 Format, Sync	0x0109
0x013C	Clock Output Driver 9 Ampl, CM	0x010A
0x013D	OUT9_MUX_SEL, OUT9_VDD_SEL_EN, OUT9_VDD_SEL, OUT9_INV	0x010B

Table 15.78. 0x013F-0x0140

Reg Address	Bit Field	Туре	Setting Name	Description
0x013F	7:0	R/W	OUTX_ALWAYS_ON	This setting is managed by CBPro during
0x0140	11:8	R/W	OUTX_ALWAYS_ON	zero delay mode.

Table 15.79. 0x0141 Output Disable Mask for LOS XAXB

Reg Address	Bit Field	Туре	Setting Name	Description
0x0141	1	R/W	OUT_DIS_MSK	Set by CBPro.
0x0141	5	R/W	OUT_DIS_LOL_MSK	Set by CBPro.
0x0141	6	R/W	OUT_DIS_LOSXAXB_MSK	Determines if outputs are disabled during an LOSXAXB condition. 0: All outputs disabled on LOSXAXB 1: All outputs remain enabled during LOSXAXB condition
0x0141	7	R/W	OUT_DIS_MSK_LOS_PFD	Set by CBPro.

Table 15.80. 0x0142 Output Disable Loss of Lock PLL

Reg Address	Bit Field	Туре	Setting Name	Description
0x0142	1	R/W	OUT_DIS_MSK_LOL	0: LOL will disable all connected outputs
				1: LOL does not disable any outputs
0x0142	5	R/W	OUT_DIS_MSK_HOLD	Set by CBPro.

Table 15.81. 0x0145 Power Down All

Reg Address	Bit Field	Type	Name	Description
0x0145	0	R/W	OUT_PDN_ALL	0- no effect
				1- all drivers powered down

15.3 Page 2 Registers Si5345

Table 15.82. 0x0206 Pre-Scale Reference Divide Ratio

Reg Address	Bit Field	Туре	Name	Description
0x0206	1:0	R/W	PXAXB	Sets the prescale divider for the input clock on XAXB.

0 = pre-scale value 1

1 = pre-scale value 2

2 = pre-scale value 4

3 = pre-scale value 8

This can only be used with external clock sources, not crystals.

Table 15.83. 0x0208-0x020D P0 Divider Numerator

Reg Address	Bit Field	Туре	Name	Description
0x0208	7:0	R/W	P0_NUM	48-bit Integer Number
0x0209	15:8	R/W	P0_NUM	
0x020A	23:16	R/W	P0_NUM	
0x020B	31:24	R/W	P0_NUM	
0x020C	39:32	R/W	P0_NUM	
0x020D	47:40	R/W	P0_NUM	

This set of registers configures the P-dividers which are located at the four input clocks seen in Figure 3.1 Si5342 DSPLL and Multisynth System Flow Diagram on page 9. ClockBuilder Pro calculates the correct values for the P-dividers.

Table 15.84. 0x020E-0x0211 P0 Divider Denominator

Reg Address	Bit Field	Type	Name	Description
0x020E	7:0	R/W	P0_DEN	32-bit Integer Number
0x020F	15:8	R/W	P0_DEN	
0x0210	23:16	R/W	P0_DEN	
0x0211	31:24	R/W	P0_DEN	

The P1, P2 and P3 divider numerator and denominator follow the same format as P0 described above. ClockBuilder Pro calculates the correct values for the P-dividers.

Table 15.85. Registers that Follow the P0_NUM and P0_DEN Above

Register Address	Description	Size	Same as Address
0x0212-0x0217	P1 Divider Numerator	48-bit Integer Number	0x0208-0x020D
0x0218-0x021B	P1 Divider Denominator	32-bit Integer Number	0x020E-0x0211
0x021C-0x0221	P2 Divider Numerator	48-bit Integer Number	0x0208-0x020D
0x0222-0x0225	P2 Divider Denominator	32-bit Integer Number	0x020E-0x0211
0x0226-0x022B	P3 Divider Numerator	48-bit Integer Number	0x0208-0x020D

Register Address	Description	Size	Same as Address
0x022C-0x022F	P3 Divider Denominator	32-bit Integer Number	0x020E-0x0211

This set of registers configure the P-dividers which are located at the four input clocks seen in Figure 3.1 Si5342 DSPLL and Multisynth System Flow Diagram on page 9. ClockBuilder Pro calculates the correct values for the P-dividers. The Px_Update bit (register 0x0230) for the appropriate channel must be updated for the new P value to take affect.

Table 15.86. 0x0230 Px_UPDATE

Reg Address	Bit Field	Type	Name	Description
0x0230	0	S	P0_UPDATE	0 - No update for P-divider value
0x0230	1	S	P1_UPDATE	1 - Update P-divider value
0x0230	2	S	P2_UPDATE	
0x0230	3	S	P3_UPDATE	

The Px_Update bit must be asserted to update the P-Divider. The update bits are provided so that all of the divider bits can be changed at the same time. First, write all of the new values to the divider, then set the update bit.

Table 15.87. 0x0231 P0 Fractional Division Enable

Reg Address	Bit Field	Туре	Setting Name	Description
0x0231	3:0	R/W	P0_FRACN_MODE	P0 (IN0) input divider fractional mode. Must be set to 0xB for proper operation.
0x0231	4	R/W	P0_FRAC_EN	P0 (IN0) input divider fractional enable
				0: Integer-only division.
				1: Fractional (or Integer) division.

Table 15.88. 0x0232 P1 Fractional Division Enable

Reg Address	Bit Field	Туре	Setting Name	Description
0x0232	3:0	R/W	P1_FRACN_MODE	P1 (IN1) input divider fractional mode. Must be set to 0xB for proper operation.
0x0232	4	R/W	P1_FRAC_EN	P1 (IN1) input divider fractional enable
				0: Integer-only division.
				1: Fractional (or Integer) division.

Table 15.89. 0x0233 P2 Fractional Division Enable

Reg Address	Bit Field	Туре	Setting Name	Description
0x0233	3:0	R/W	P2_FRACN_MODE	P2 (IN2) input divider fractional mode. Must be set to 0xB for proper operation.
0x0233	4	R/W	P2_FRAC_EN	P2 (IN2) input divider fractional enable
				0: Integer-only division.
				1: Fractional (or Integer) division.

Table 15.90. 0x0234 P3 Fractional Division Enable

Reg Address	Bit Field	Type	Setting Name	Description
0x0234	3:0	R/W	P3_FRACN_MODE	P3 (IN3) input divider fractional mode. Must be set to 0xB for proper operation.
0x0234	4	R/W	P3_FRAC_EN	P3 (IN3) input divider fractional enable
				0: Integer-only division.
				1: Fractional (or Integer) division.

Table 15.91. 0x0235-0x023A MXAXB Divider Numerator

Reg Address	Bit Field	Type	Setting Name	Description
0x0235	7:0	R/W	MXAXB_NUM	44-bit Integer Number
0x0236	15:8	R/W	MXAXB_NUM	
0x0237	23:16	R/W	MXAXB_NUM	
0x0238	31:24	R/W	MXAXB_NUM	
0x0239	39:32	R/W	MXAXB_NUM	
0x023A	43:40	R/W	MXAXB_NUM	

Note that changing this register during operation may cause indefinite loss of lock unless the guidelines in are followed.

Table 15.92. 0x023B-0x023E MXAXB Divider Denominator

Reg Address	Bit Field	Type	Setting Name	Description
0x023B	7:0	R/W	MXAXB_DEN	32-bit Integer Number
0x023C	15:8	R/W	MXAXB_DEN	
0x023D	23:16	R/W	MXAXB_DEN	
0x023E	31:24	R/W	MXAXB_DEN	

The M-divider numerator and denominator are set by ClockBuilder Pro for a given frequency plan. Note that changing this register during operation may cause indefinite loss of lock unless the guidelines in are followed.

Table 15.93. 0x023F MXAXB Update

Reg Address	Bit Field	Туре	Setting Name	Description
0x023F	0	S	_	Set to 1 to update the MXAXB_NUM and MXAXB_DEN values. A SOFT_RST may also be used to update these values.

Table 15.94. 0x024A-0x024C R0 Divider

Reg Address	Bit Field	Туре	Name	Description
0x024A	7:0	R/W	R0_REG	A 24 bit integer output divider
0x024B	15:8	R/W	R0_REG	divide value = (R0_REG+1) x 2
0x024C	23:16	R/W	R0_REG	To set R0 = 2, set OUT0_RDIV_FORCE2 = 1 and then the R0_REG value is irrelevant.

The R dividers are at the output clocks and are purely integer division. The R1-R9 dividers follow the same format as the R0 divider described above.

Table 15.95. Registers that Follow the R0_REG

Register Address	Description	Size	Same as Address
0x024D-0x024F	R1_REG	24-bit Integer Number	0x024A-0x024C
0x0250-0x0252	R2_REG	24-bit Integer Number	0x024A-0x024C
0x0253-0x0255	R3_REG	24-bit Integer Number	0x024A-0x024C
0x0256-0x0258	R4_REG	24-bit Integer Number	0x024A-0x024C
0x0259-0x025B	R5_REG	24-bit Integer Number	0x024A-0x024C
0x025C-0x025E	R6_REG	24-bit Integer Number	0x024A-0x024C
0x025F-0x0261	R7_REG	24-bit Integer Number	0x024A-0x024C
0x0262-0x0264	R8_REG	24-bit Integer Number	0x024A-0x024C
0x0268-0x026A	R9_REG	24-bit Integer Number	0x024A-0x024C

Table 15.96. 0x026B-0x0272 User Scratch Pad

Reg Address	Bit Field	Туре	Name	Description
0x026B	7:0	R/W	DESIGN_ID0	ASCII encoded string defined by CBPro user, with
0x026C	15:8	R/W	DESIGN_ID1	user defined space or null padding of unused characters. A user will normally include a configu-
0x026D	23:16	R/W	DESIGN_ID2	ration ID + revision ID. For example, "ULT.1A" with null character padding sets:
0x026E	31:24	R/W	DESIGN_ID3	DESIGN ID0: 0x55
0x026F	39:32	R/W	DESIGN_ID4	DESIGN ID1: 0x4C
0x0270	47:40	R/W	DESIGN_ID5	DESIGN ID2: 0x54
0x0271	55:48	R/W	DESIGN_ID6	DESIGN ID3: 0x2E
0x0272	63:56	R/W	DESIGN_ID7	DESIGN_ID4: 0x31
				DESIGN_ID5: 0x41
				DESIGN_ID6:0x 00
				DESIGN_ID7: 0x00

Table 15.97. 0x0278-0x027C OPN Identifier

Reg Address	Bit Field	Туре	Name	Description
0x0278	7:0	R/W	OPN_ID0	OPN unique identifier. ASCII encoded. For exam-
0x0279	15:8	R/W	OPN_ID1	ple, with OPN:
0x027A	23:16	R/W	OPN_ID2	5380C-A12345-GM, 12345 is the OPN unique identifier, which sets:
0x027B	31:24	R/W	OPN_ID3	OPN_ID0: 0x31
0x027C	39:32	R/W	OPN_ID4	OPN_ID1: 0x32
				OPN_ID2: 0x33
				OPN_ID3: 0x34
				OPN_ID4: 0x35

Part numbers are of the form:

Si<Part Num Base><Grade>-<Device Revision><OPN ID>-<Temp Grade><Package ID>

Examples:

Si5345C-A12345-GM.

Applies to a "custom" OPN (Ordering Part Number) device. These devices are factory pre-programmed with the frequency plan and all other operating characteristics defined by the user's ClockBuilder Pro project file.

Si5345C-A-GM.

Applies to a "base" or "non-custom" OPN device. Base devices are factory pre-programmed to a specific base part type (e.g., Si5345 but exclude any user-defined frequency plan or other user-defined operating characteristics selected in ClockBuilder Pro.

Table 15.98. 0x027D

Reg Address	Bit Field	Туре	Setting Name	Description
0x027D	7:0	R/W	OPN_REVISION	

Table 15.99. 0x027E

Reg Address	Bit Field	Туре	Setting Name	Description
0x027E	7:0	R/W	BASELINE_ID	

Table 15.100. 0x028A-0x028D Out-of-Frequency Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x028A	4:0	R/W	OOF0_TRG_THR_EXT	Set by CBPro.
0x028B	4:0	R/W	OOF1_TRG_THR_EXT	Set by CBPro.
0x028C	4:0	R/W	OOF2_TRG_THR_EXT	Set by CBPro.
0x028D	4:0	R/W	OOF3_TRG_THR_EXT	Set by CBPro.

Table 15.101. 0x028E-0x0291 Out-of-Frequency Clear Threshold

Reg Address	Bit Field	Type	Name	Description
0x028E	4:0	R/W	OOF0_CLR_THR_EXT	Set by CBPro.
0x028F	4:0	R/W	OOF1_CLR_THR_EXT	Set by CBPro.
0x0290	4:0	R/W	OOF2_CLR_THR_EXT	Set by CBPro.
0x0291	4:0	R/W	OOF3_CLR_THR_EXT	Set by CBPro.

Table 15.102. 0x0294 Fastlock Extend Scale

Reg Address	Bit Field	Туре	Name	Description
0x0294	7:4	R/W	FASTLOCK_EXTEND_SCL	Scales LOLB_INT_TIM- ER_DIV256. Set by CBPro

Table 15.103. 0x0296

Reg Address	Bit Field	Туре	Name	Description
0x0296	1	R/W	LOL_SLW_VALWIN_SELX	Set by CBPro.

Table 15.104. 0x0297 Fastlock Delay on Input Switch Enable

Reg Address	Bit Field	Туре	Name	Description
0x0297	1	R/W	FASTLOCK_DLY_ONSW_EN	Set by CBPro.

Table 15.105. 0x0299 Fastlock Delay on LOL Enable

Reg Address	Bit Field	Туре	Name	Description
0x0299	1	R/W	FASTLOCK_DLY_ONLOL_EN	Set by CBPro.

Table 15.106. 0x029D-0x029F Fastlock Delay on LOL

Reg Address	Bit Field	Туре	Name	Description
0x029D	7:0	R/W	FASTLOCK_DLY_ONLOL	Set by CBPro.
0x029E	15:7	R/W	FASTLOCK_DLY_ONLOL	Set by CBPro.
0x029F	19:16	R/W	FASTLOCK_DLY_ONLOL	Set by CBPro.

Table 15.107. 0x02A9-0x02AB Fastlock Delay on Input Switch

Reg Address	Bit Field	Type	Name	Description
0x02A9	7:0	R/W	FASTLOCK_DLY_ONSW	20-bit value. Set by CBPro.
0x02AA	15:8	R/W	FASTLOCK_DLY_ONSW	
0x02AB	19:16	R/W	FASTLOCK_DLY_ONSW	

Table 15.108. 0x02B7 LOL Delay from LOS

Reg Address	Bit Field	Type	Name	Description
0x02B7	3:2	R/W	LOL_NOSIG_TIME	Set by CBPro.

Table 15.109. 0x02B8

Reg Address	Bit Field	Туре	Name	Description
0x02B8	1	R	LOL_LOS_REFCLK	Set by CBPro.

15.4 Page 3 Registers Si5345

Table 15.110. 0x0302-0x0307 N0 Numerator

Reg Address	Bit Field	Туре	Name	Description
0x0302	7:0	R/W	N0_NUM	48-bit Integer Number
0x0303	15:8	R/W	N0_NUM	
0x0304	23:16	R/W	N0_NUM	
0x0305	31:24	R/W	N0_NUM	
0x0306	39:32	R/W	N0_NUM	
0x0307	43:40	R/W	N0_NUM	

The N dividers are interpolative dividers that are used as output dividers that feed into the R dividers. ClockBuilder Pro calculates the correct values for the N-dividers.

Table 15.111. 0x0308-0x030C N0 Denominator

Reg Address	Bit Field	Туре	Name	Description
0x0308	7:0	R/W	N0_DEN	32-bit Integer Number
0x0309	15:8	R/W	N0_DEN	
0x030A	23:16	R/W	N0_DEN	
0x030B	31:24	R/W	N0_DEN	
0x030C	0	S	N0_UPDATE	Set this bit to update the N0 divider.

This bit is provided so that all of the N0 divider bits can be changed at the same time. First, write all of the new values to the divider; then, set the update bit.

Table 15.112. Registers that Follow the N0_NUM and N0_DEN Definitions

Register Address	Description	Size	Same as Address
0x030D-0x0312	N1 Numerator	44-bit Integer Number	0x0302-0x0307
0x0313-0x0316	N1 Denominator	32-bit Integer Number	0x0308-0x030B
0x0317	N1_UPDATE	one bit	0x030C
0x0318-0x031D	N2 Numerator	44-bit Integer Number	0x0302-0x0307
0x031E-0x0321	N2 Denominator	32-bit Integer Number	0x0308-0x030B
0x0322	N2_UPDATE	one bit	0x030C
0x0323-0x0328	N3 Numerator	44-bit Integer Number	0x0302-0x0307
0x0329-0x032C	N3 Denominator	32-bit Integer Number	0x0308-0x030B
0x032D	N3_UPDATE	one bit	0x030C
0x032E-0x0333	N4 Numerator	44-bit Integer Number	0x0302-0x0307
0x0334-0x0337	N4 Denominator	32-bit Integer Number	0x0308-0x030B

Table 15.113. 0x0338 N4 and Global N Divider Update

Reg Address	Bit Field	Type	Name	Description
0x0338	1	S	N_UPDATE_ALL	Set this bit to update all five N dividers.
0x0338	0	S	N4_UPDATE	Set this bit to update N4 divider.

This bit is provided so that all of the divider bits can be changed at the same time. First, write all of the new values to the divider, then set the update bit.

Note: If the intent is to write to the N_UPDATE_ALL to have all dividers update at the same time then make sure only bit 1 N_UPDATE_ALL bit gets set.

Table 15.114. 0x0339 FINC/FDEC Masks

Reg Address	Bit Field	Туре	Name	Description
0x0339	4:0	R/W	N_FSTEP_MSK	0 to enable FINC/FDEC updates
				1 to disable FINC/FDEC updates

Bit 0 corresponds to MultiSynth N0 N_FSTEP_MSK 0x0339[0]

Bit 1 corresponds to MultiSynth N1 N FSTEP MSK 0x0339[1]

Bit 2 corresponds to MultiSynth N2 N_FSTEP_MSK 0x0339[2]

Bit 3 corresponds to MultiSynth N3 N_FSTEP_MSK 0x0339[3]

Bit 4 corresponds to MultiSynth N4 N_FSTEP_MSK 0x0339[4]

There is one mask bit for each of the five N dividers. Figure 15.2 Logic Diagram of the FINC/FDEC Masks on page 109 shows the logic diagram of the FINC/FDEC masks.




Figure 15.2. Logic Diagram of the FINC/FDEC Masks

Table 15.115. 0x033B-0x0340 N0 Frequency Step Word

Reg Address	Bit Field	Туре	Name	Description
0x033B	7:0	R/W	N0_FSTEPW	44-bit Integer Number
0x033C	15:8	R/W	N0_FSTEPW	
0x033D	23:16	R/W	N0_FSTEPW	
0x033E	31:24	R/W	N0_FSTEPW	
0x033F	39:32	R/W	N0_FSTEPW	
0x0340	43:40	R/W	N0_FSTEPW	

This is a 44-bit integer value which is directly added or subtracted from the N-divider when FINC or FDEC is set to a 1. ClockBuilder Pro calculates the correct values for the N0 Frequency Step Word. Each N divider has the ability to add or subtract up to a 44-bit value.

Table 15.116. Registers that Follow the N0_FSTEPW Definitions

Register Address	Description	Size	Same as Address
0x0341-0x0346	N1 Frequency Step Word	44-bit Integer Number	0x033B-0x0340
0x0347-0x034C	N2 Frequency Step Word	44-bit Integer Number	0x033B-0x0340
0x034D-0x0352	N3 Frequency Step Word	44-bit Integer Number	0x033B-0x0340
0x0353-0x0358	N4 Frequency Step Word	44-bit Integer Number	0x033B-0x0340

15.5 Page 4 Registers Si5345

Table 15.117. 0x0487 Zero Delay Mode Setup

Reg Address	Bit Field	Туре	Name	Description
0x0487	0	R/W	ZDM_EN	0 to disable ZD mode
				1 to enable ZD mode
0x0487	2:1	R/W	ZDM_IN_SEL	Clock input select when in ZD mode.
				0 for IN0, 1 for IN1,2 for IN2,
				3 Reserved
				Note: In ZD mode the feedback clock comes into IN3
0x0487	4	R/W	ZDM_AUTOSW_EN	Set by CBPro.

Note: When ZDM EN (0x0487, bit 0) and IN SEL REGCTRL are both high, IN SEL does not do anything and the clock selection is register controlled using ZDM IN SEL at address 0x0487. When IN SEL REGCTRL is low, IN SEL does not do anything and the clock selection is pin controlled.

15.6 Page 5 Registers Si5345

Table 15.118. 0x0507 Active Input

Reg Address	Bit Field	Туре	Name	Description
0x0507	7:6	R	IN_ACTV	Currently selected DSPLL input clock.
				0: INO
				1: IN1
				2: IN2
				3: IN3

Table 15.119. 0x0508-0x050D Loop Bandwidth

Reg Address	Bit Field	Туре	Name	Description
0x0508	5:0	R/W	BW0_PLL	PLL bandwidth parameter
0x0509	5:0	R/W	BW1_PLL	PLL bandwidth parameter
0x050A	5:0	R/W	BW2_PLL	PLL bandwidth parameter
0x050B	5:0	R/W	BW3_PLL	PLL bandwidth parameter
0x050C	5:0	R/W	BW4_PLL	PLL bandwidth parameter
0x050D	5:0	R/W	BW5_PLL	PLL bandwidth parameter

This group of registers determine the loop bandwidth for the DSPLL. It is selectable as 0.1 Hz, 1 Hz, 4 Hz, 10 Hz, 40 Hz, 100 Hz, 400 Hz, 1 kHz, and 4 kHz. The loop BW values are calculated by ClockBuilder Pro and are written into these registers. The BW_UPDATE_PLL bit (reg 0x0514[0]) must be set to cause the BWx_PLL parameters to take effect.

Table 15.120. 0x050E-0x0514 Fast Lock Loop Bandwidth

Reg Address	Bit Field	Туре	Name	Description
0x050E	5:0	R/W	FAST- LOCK_BW0_PLL	PLL fast bandwidth parameter
0x050F	5:0	R/W	FAST- LOCK_BW1_PLL	PLL fast bandwidth parameter
0x0510	5:0	R/W	FAST- LOCK_BW2_PLL	PLL fast bandwidth parameter
0x0511	5:0	R/W	FAST- LOCK_BW3_PLL	PLL fast bandwidth parameter
0x0512	5:0	R/W	FAST- LOCK_BW4_PLL	PLL fast bandwidth parameter
0x0513	5:0	R/W	FAST- LOCK_BW5_PLL	PLL fast bandwidth parameter
0x0514	0	S	BW_UPDATE_PLL	Must be set to 1 to update the BWx_PLL and FAST_BWx_PLL parameters

The fast lock loop BW values are calculated by ClockBuilder Pro and used when fast lock is enabled.

Table 15.121. 0x0515-0x051B M Divider Numerator, 56-bits

Reg Address	Bit Field	Туре	Name	Description
0x0515	7:0	R/W	M_NUM	56-bit Number
0x0516	15:8	R/W	M_NUM	
0x0517	23:16	R/W	M_NUM	
0x0518	31:24	R/W	M_NUM	
0x0519	39:32	R/W	M_NUM	
0x051A	47:40	R/W	M_NUM	
0x051B	55:48	R/W	M_NUM	

Table 15.122. 0x051C-0x051F M Divider Denominator, 32-bits

Reg Address	Bit Field	Type	Name	Description
0x051C	7:0	R/W	M_DEN	32-bit Number
0x051E	15:8	R/W	M_DEN	
0x051E	23:16	R/W	M_DEN	
0x051F	31:24	R/W	M_DEN	

The loop M divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers. Note that there is a /5 prescaler before the M divider (e.g., if the M_NUM/M_DEN divide ratio is 100, the effective feedback divide ratio will be 500).

Table 15.123. 0x0520 M Divider Update Bit

Reg Address	Bit Field	Type	Name	Description
0x0520	0	8	M_UPDATE	Set this bit to update the M divider.

Table 15.124. 0x0521 DSPLL B M Divider Fractional Enable

Reg Address	Bit Field	Туре	Setting Name	Description
0x0521	3:0	R/W	M_FRAC_MODE	M feedback divider fractional mode.
				Must be set to 0xB for proper operation.
0x0521	4	R/W	M_FRAC_EN	M feedback divider fractional enable.
				0: Integer-only division
				1: Fractional (or integer) division - Required for DCO operation.
0x0521	5	R/W	Reserved	Must be set to 1 for DSPLL B

Table 15.125. 0x052A Input Clock Select

Reg Address	Bit Field	Type	Name	Description
0x052A	0	R/W	IN_SEL_REGCTRL	0 for pin controlled clock selection
				1 for register controlled clock selection

Reg Address	Bit Field	Type	Name	Description
0x052A	2:1	R/W	IN_SEL	0 for IN0, 1 for IN1,
				2 for IN2, 3 for IN3 (or FB_IN)

Input clock selection for manual register based and pin controlled clock selection. Note: when ZDM_EN (0x0487, bit 0) and IN_SEL_REGCTRL are both high, IN_SEL does not do anything.

Table 15.126. 0x052B Fast Lock Control

Reg Address	Bit Field	Туре	Name	Description
0x052B	0	R/W	FASTLOCK_AUTO_EN	Applies only when FASTLOCK_MAN = 0 (see below):
				0 to disable auto fast lock when the DSPLL is out of lock.
				1 to enable auto fast lock.
0x052B	1	R/W	FASTLOCK_MAN	0 for normal operation (see above)
				1 to force fast lock

When in fast lock, the fast lock loop BW can be automatically used.

Table 15.127. 0x052C Holdover Exit Control

Reg Address	Bit Field	Туре	Setting Name	Description
0x052C	0	R/W	HOLD_EN	Holdover enable
				0: Holdover Disabled
				1: Holdover Enabled (default)
0x052C	3	R/W	HOLD_RAMP_BYP	HOLD_RAMP_BYP
0x052C	4	R/W	HOLDEXIT_BW_SEL1	Holdover Exit Bandwidth select. Selects the exit bandwidth from Holdover when ramped exit is disabled (HOLD_RAMP_BYP = 1). 0: Exit Holdover using Holdover Exit or Fastlock bandwidths (default). See HOLDEXIT_BW_SEL0 (0x059B[6]) for additional information. 1: Exit Holdover using the Normal loop bandwidth
0x052C	7:5	R/W	RAMP_STEP_INTERVAL	Time Interval of the frequency ramp steps when ramping between inputs or when exiting holdover. Calculated by CBPro based on selection.

Table 15.128. 0x052D Holdover Ramp Bypass No History

Reg Address	Bit Field	Туре	Name	Description
0x052D	1	R/W	HOLD_RAMPBYP_NOHIST	Set by CBPro.

Table 15.129. 0x052E Holdover History Average Length

Reg Address	Bit Field	Type	Name	Description
0x052E	4:0	R/W	HOLD_HIST_LEN	5-bit value

The holdover logic averages the input frequency over a period of time whose duration is determined by the history average length. The average frequency is then used as the holdover frequency.

time (s) = $((2^{LEN}) - 1) \times 268 \text{ ns}$

Table 15.130. 0x052F Holdover History Delay

Reg Address	Bit Field	Type	Name	Description
0x052F	4:0	R/W	HOLD_HIST_DELAY	Set by CBPro.

time(s) = (2^{DELAY}) x 268 ns

The most recent input frequency perturbations can be ignored during entry into holdover. The holdover logic pushes back into the past, above the averaging window. The amount that the average window is delayed is the holdover history delay.

Table 15.131. 0x0531

Reg Address	Bit Field	Туре	Setting Name	Description
0x0531	4:0	R/W	HOLD_REF_COUNT_FRC_PLLB	5-bit value

Table 15.132. 0x0532-0x0534

Reg Address	Bit Field	Туре	Setting Name	Description
0x0532	7:0	R/W	HOLD_15M_CYC_COUNT_PLLB	Value calculated by CBPro
0x0533	15:8	R/W	HOLD_15M_CYC_COUNT_PLLB	
0x0534	23:16	R/W	HOLD_15M_CYC_COUNT_PLLB	

Table 15.133. 0x0535 Force Holdover

Reg Address	Bit Field	Туре	Name	Description
0x0535	0	R/W	FORCE_HOLD	0 for normal operation
				1 for force holdover

Table 15.134. 0x0536 Input Clock Switching Control

Reg Address	Bit Field	Type	Name	Description
0x0536	1:0	R/W	CLK_SWTCH_MODE	0 = manual
				1 = automatic/non-revertive
				2 = automatic/revertive
				3 = reserved
0x0536	2	R/W	HSW_EN	0 glitchless switching mode (phase buildout turned off)
				1 hitless switching mode (phase buildout turned on) ¹

Note:

1. Hitless switching and zero delay mode are incompatible.

Table 15.135. 0x0537 Input Alarm Masks

Reg Address	Bit Field	Туре	Name	Description
0x0537	3:0	R/W	IN_LOS_MSK	For each clock input LOS alarm:
				0 to use LOS in the clock selection logic
				1 to mask LOS from the clock selection logic
0x0537	7:4	R/W	IN_OOF_MSK	For each clock input OOF alarm:
				0 to use OOF in the clock selection logic
				1 to mask OOF from the clock selection logic

This register is for the input clock switch alarm masks. For each of the four clock inputs, the OOF and/or the LOS alarms can be used for the clock selection logic or they can be masked from it. Note that the clock selection logic can affect entry into holdover.

Table 15.136. 0x0538 Clock Inputs 0 and 1 Priority

Reg Address	Bit Field	Туре	Name	Description
0x0538	2:0	R/W	IN0_PRIORITY	The priority for clock input 0 is:
				0 no priority
				1 for priority 1
				2 for priority 2
				3 for priority 3
				4 for priority 4
				5 to 7 are reserved
0x0538	6:4	R/W	IN1_PRIORITY	The priority for clock input 1 is:
				0 no priority
				1 for priority 1
				2 for priority 2
				3 for priority 3
				4 for priority 4
				5 to 7 are reserved

This register is used to assign a priority to an input clock for automatic clock input switching. The available clock with the lowest priority level will be selected. When input clocks are assigned the same priority, they will use the following default priority list: 0, 1, 2, 3.

Table 15.137. 0x0539 Clock Inputs 2 and 3 Priority

Reg Address	Bit Field	Туре	Name	Description
0x0539	2:0	R/W	IN2_PRIORITY	The priority for clock input 2 is:
				0 no priority
				1 for priority 1
				2 for priority 2
				3 for priority 3
				4 for priority 4
				5 to 7 are reserved
0x0539	6:4	R/W	IN3_PRIORITY	The priority for clock input 3 is:
				0 no priority
				1 for priority 1
				2 for priority 2
				3 for priority 3
				4 for priority 4
				5 to 7 are reserved

This register is used to assign a priority to an input clock for automatic clock input switching. The available clock with the lowest priority level will be selected. When input clocks are assigned the same priority, they will use the following default priority list: 0, 1, 2, 3.

Table 15.138. 0x053A Hitless Switching Mode

Reg Address	Bit Field	Туре	Setting Name	Description
0x053A	1:0	R/W	HSW_MODE	2: Default setting, do not modify
				0, 1, 3: Reserved
0x053A	3:2	R/W	HSW_PHMEAS_CTRL	0: Default setting, do not modify
				1, 2, 3: Reserved

Table 15.139. 0x053B-0x053C Hitless Switching Phase Threshold

Reg Address	Bit Field	Туре	Name	Description
0x053B	7:0	R/W	HSW_PHMEAS_THR	10-bit value. Set by CBPro.
0x053C	9:8	R/W	HSW_PHMEAS_THR	

Table 15.140. 0x053D

Reg Address	Bit Field	Туре	Name	Description
0x053D	4:0	R/W	HSW_COARSE_PM_LEN	Set by CBPro.

Table 15.141. 0x053E

Reg Address	Bit Field	Туре	Name	Description
0x053E	4:0	R/W	HSW_COARSE_PM_DLY	Set by CBPro.

Table 15.142. 0x053F

Reg Address	Bit Field	Туре	Name	Description
0x053F	1	R/O	HOLD_HIST_VALID	1 = there is enough historical frequency data collected for valid holdover.
0x053F	2	R/O	FASTLOCK_STATUS	1 = PLL is in Fast Lock operation

Table 15.143. 0x0540 Reserved

Reg Address	Bit Field	Туре	Name	Description
0x0540	7:0	R/W	RESERVED	This register is used when making certain changes to the device. See 4.2 Dynamic PLL Changes for more information.

Table 15.144. 0x0588 Hitless Switching Length

Reg Address	Bit Field	Туре	Setting Name	Description
0x0588	3:0	R/W	HSW_FINE_PM_LEN	Set by CBPro.

Table 15.145. 0x0589-0x058A PFD Enable Delay

Reg Address	Bit Field	Туре	Setting Name	Description
0x0589	7:0	R/W	PFD_EN_DELAY	Set by CBPro.
0x058A	12:8	R/W	PFD_EN_DELAY	

Table 15.146. 0x059B Holdover Exit

Reg Address	Bit Field	Туре	Setting Name	Description
0x059B	1	R/W	INIT_LP_CLOSE_HO	1: ramp on initial lock
				0: no ramp on initial lock
0x059B	4	R/W	HOLD_PRESERVE_HIST	Set by CBPro.
0x059B	5	R/W	HOLD_FRZ_WITH_INTONLY	Set by CBPro.
0x059B	6	R/W	HOLD_EXIT_BW_SEL0	Set by CBPro.
				See HOLDEXIT_BW_SEL1
0x059B	7	R/W	HOLD_EXIT_STD_BO	Set by CBPro.

When a DSPLL is initialized without a valid input clock, it will go into Free Run. If INIT LP CLOSE HO = 1, when a valid clock first becomes available, the output frequency will ramp from its Free Run frequency to its new, locked frequency. If INIT_LP_CLOSE_HO = 0, the loop will simply close to the new frequency, which might cause an output phase transient. INIT_LP_CLOSE_HO = 0 is provided for backwards compatibility.

Table 15.147. 0x059D Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x059D	5:0	R/W	HOLDEXIT_BW0	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 15.148. 0x059E Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x059E	5:0	R/W	_	Set by CBPro to set the PLL bandwidth when exiting holdover; works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1.

Table 15.149. 0x059F Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x059F	5:0	R/W	_	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 15.150. 0x05A0 Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x05A0	5:0	R/W	_	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 15.151. 0x05A1 Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x05A1	5:0	R/W	HOLDEXIT_BW4	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 15.152. 0x059A2 Holdover Exit BW

Reg Address	Bit Field	Type	Setting Name	Description
0x05A2	5:0	R/W	HOLDEXIT_BW5	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 15.153. 0x05A6 Hitless Switching Control

Reg Address	Bit Field	Туре	Setting Name	Description
0x05A6	2:0	R/W		Size of the frequency ramp steps when ramping between inputs or when exiting holdover. Calculated by CBPro based on selection.

Reg Address	Bit Field	Туре	Setting Name	Description
0x05A6	3	R/W	RAMP_SWITCH_EN	Ramp Switching Enable
				0: Disable Ramp Switching
				1: Enable Ramp Switching (default)

15.7 Page 9 Registers Si5345

Table 15.154. 0x090E XAXB Configuration

Reg Address	Bit Field	Туре	Name	Description
0x090E	0	R/W	XAXB_EXTCLK_EN	0 to use a crystal at the XAXB pins
				1 to use an external clock source at the XAXB pins

Table 15.155. 0x0943 Control I/O Voltage Select

Reg Address	Bit Field	Туре	Name	Description
0x0943	0	R/W	IO_VDD_SEL	0 for 1.8 V external connections
				1 for 3.3 V external connections

The IO_VDD_SEL configuration bit selects the option of operating the serial interface, and other control/status IO which are not controlled by VDDS via either the VDD or VDDA pins. These pins are always 3.3 V tolerant even when the device's VDD pin is supplied from a 1.8 V source. When the I^2 C or SPI host is operating at 3.3 V and the Si5345/44/42 at VDD = 1.8 V, the host must write the IO_VDD_SEL configuration bit to the VDDA option. This will ensure that both the host and the serial interface are operating at the optimum voltage thresholds. The pins that are controlled by the IO_VDD_SEL bit are I2C_SEL, IN_SEL, RSTb, OEb, A1, SCLK, A0/CSb, FINC, FDEC, SDA/SDIO, LOLb, INTRb, and SDO.

Table 15.156. 0x0949 Clock Input Control and Configuration

Reg Address	Bit Field	Туре	Name	Description
0x0949	3:0	R/W	IN_EN	0: Disable and Powerdown Input Buffer
				1: Enable Input Buffer for IN3–IN0.
0x0949	7:4	R/W	IN_PULSED_CMOS_EN	0: Standard Input Format
				1: Pulsed CMOS Input Format for IN3–IN0. See 5. Clock Inputs for more information.

When a clock input is disabled, it is powered down.

Input 0 corresponds to IN_SEL 0x0949 [0], IN_PULSED_CMOS_EN 0x0949 [4]

Input 1 corresponds to IN_SEL 0x0949 [1], IN_PULSED_CMOS_EN 0x0949 [5]

Input 2 corresponds to IN_SEL 0x0949 [2], IN_PULSED_CMOS_EN 0x0949 [6]

Input 3 corresponds to IN SEL 0x0949 [3], IN PULSED CMOS EN 0x0949 [7]

Table 15.157. 0x094A Input Clock Enable to DSPLL

Reg Address	Bit Field	Туре	Setting Name	Description
0x094A	3:0	R/W	INX_TO_PFD_EN	Value calculated in CBPro

Table 15.158. 0x094E-0x094F Input Clock Buffer Hysteresis

Reg Address	Bit Field	Туре	Setting Name	Description
0x094E	7:0	R/W	REFCLK_HYS_SEL	Value calculated in CBPro
0x094F	3:0	R/W	REFCLK_HYS_SEL	

Table 15.159. 0x095E MXAXB Fractional Mode

Reg Address	Bit Field	Type	Setting Name	Description
0x095E	0	R/W	MXAXB_INTEGER	Set by CBPro.

15.8 Page A Registers Si5345

Table 15.160. 0x0A02 Enable N-divider 0.5x

Reg Address	Bit Field	Type	Setting Name	Description
0x0A02	4:0	R/W	N_ADD_0P5	Value calculated in CBPro.

Table 15.161. 0x0A03 Output Multisynth Clock to Output Driver

Reg Address	Bit Field	Туре	Name	Description
0x0A03	4:0	R/W	N_CLK_TO_OUTX_EN	Routes Multisynth outputs to output driver muxes.

Table 15.162. 0x0A04 Output Multisynth Integer Divide Mode

Reg Address	Bit Field	Туре	Name	Description
0x0A04	4:0	R/W	N_PIBYP	Output Multisynth integer divide mode. Bit 0 for ID0, Bit 1 for ID1, etc.
				0: Nx divider is fractional.
				1: Nx divider is integer.

A soft reset reg 0x001C [0] should be asserted after changing any of these bits. If it is expected that any of the N dividers will be changing from integer to fractional, it is recommended that the corresponding bits be initialized to 0 so that when the change from integer to fractional occurs there will be no need for a soft reset. For this reason DCO (digitally controlled oscillator) and FOTF (frequency on the fly) applications should have zeros for these bits. See "AN858: DCO Applications with the Si5345/44/42".

Table 15.163. 0x0A05 Output Multisynth Divider Power Down

Reg Address	Bit Field	Туре	Name	Description
0x0A05	4:0	R/W	N_PDNB	Powers down the N dividers.
				Set to 0 to power down unused N dividers.
				Must set to 1 for all active N dividers.
				See also related registers 0x0A03 and 0x0B4A.

Table 15.164. 0x0A14-0x0A2C Nx_HIGH_FREQ

Reg Address	Bit Field	Туре	Name	Description
0x0A14	3	R/W	N0_HIGH_FREQ	Set by CBPro.
0x0A1A	3	R/W	N1_HIGH_FREQ	Set by CBPro.
0x0A20	3	R/W	N2_HIGH_FREQ	Set by CBPro.
0x0A26	3	R/W	N3_HIGH_FREQ	Set by CBPro.
0x0A2C	3	R/W	N4_HIGH_FREQ	Set by CBPro.

15.9 Page B Registers Si5345

Table 15.165. 0x0B24

Reg Address	Bit Field	Туре	Name	Description
0x0B24	7:0	R/W	RESERVED	Reserved.
				This register is used when making certain changes to the device. See 4.2 Dynamic PLL Changes for more information.

Table 15.166. 0x0B25

Reg Address	Bit Field	Type	Name	Description
0x0B25	7:0	R/W	RESERVED	Reserved.
				This register is used when making certain changes to the device. See 4.2 Dynamic PLL Changes for more information.

Table 15.167. 0x0B44 Output Multisynth Clock to Output Driver

Reg Address	Bit Field	Туре	Name	Description
0x0B44	3:0	R/W	PDIV_FRACN_CLK_DIS_PL L	Disable digital clocks to input P (IN0–3) fractional dividers.
0x0B44	5	R/W	FRACN_CLK_DIS_PLL	Disable digital clock to M fractional divider.

Table 15.168. 0x0B46

Reg Address	Bit Field	Туре	Name	Description
0x0B46	3:0	R/W	LOS_CLK_DIS	Set to 0 for normal operation.

Table 15.169. 0x0B47

Reg Address	Bit Field	Type	Name	Description
0x0B47	4:0	R/W	OOF_CLK_DIS	Set to 0 for normal operation.

Table 15.170. 0x0B48 OOF Divider Clock Disables

Reg Address	Bit Field	Туре	Name	Description
0x0B48	4:0	R/W	OOF_DIV_CLK_DIS	Set to 0 for normal operation.
				Digital OOF divider clock user disable. Bits 3:0 are for IN3,2,1,0, Bit 4 is for OOF for the XAXB input.

Table 15.171. 0x0B4A Divider Clock Disables

Reg Address	Bit Field	Туре	Name	Description
0x0B4A	4:0	R/W	N_CLK_DIS	Disable digital clocks to N dividers. Must be set to 0 to use each N divider. See also related registers 0x0A03 and 0x0A05.

Table 15.172. 0x0B57-0x0B58 VCO Calcode

Reg Address	Bit Field	Туре	Name	Description
0x0B57	7:0	R/W	VCO_RESET_CALCODE	12-bit value. Controls the VCO frequency when a reset
0x0B58	11:8	R/W	VCO_RESET_CALCODE	occurs.

16. Si5344 Register Definitions

16.1 Page 0 Registers Si5344

Table 16.1. 0x0001 Page

Reg Address	Bit Field	Туре	Name	Description
0x0001	7:0	R/W	PAGE	Selects one of 256 possible pages.

There is the "Page Register" which is located at address 0x01 on every page. When read, it will indicate the current page. When written, it will change the page to the value entered. There is a page register at address 0x0001, 0x0101, 0x0201, 0x0301, ... etc.

Table 16.2. 0x0002-0x0003 Base Part Number

Reg Address	Bit Field	Туре	Name	Value	Description
0x0002	7:0	R	PN_BASE	0x44	Four-digit "base" part number, one nibble per digit
0x0003	15:8	R	PN_BASE	0x53	Example: Si5344A-D-GM. The base part number (OPN) is 5344, which is stored in this register

Table 16.3. 0x0004 Device Grade

Reg Address	Bit Field	Туре	Name	Description
0x0004	7:0	R	GRADE	One ASCII character indicating the device speed/synthesis mode
				0 = A
				1 = B
				2 = C
				3 = D

Refer to the device data sheet Ordering Guide section for more information about device grades.

Table 16.4. 0x0005 Device Revision

Reg Address	Bit Field	Туре	Name	Description
0x0005	7:0	R	DEVICE_REV	One ASCII character indicating the device revision level.
				0 = A; 1 = B, etc.
				Example Si5344C-D12345-GM, the device revision is "D" and stored as 3

Table 16.5. 0x0006-0x0008 TOOL_VERSION

Reg Address	Bit Field	Туре	Name	Description
0x0006	3:0	R/W	TOOL_VERSION[3:0]	Special
0x0006	7:4	R/W	TOOL_VERSION[7:4]	Revision
0x0007	7:0	R/W	TOOL_VERSION[15:8]	Minor[7:0]
0x0008	0	R/W	TOOL_VERSION[15:8]	Minor[8]

Reg Address	Bit Field	Туре	Name	Description
0x0008	4:1	R/W	TOOL_VERSION[16]	Major
0x0008	7:5	R/W	TOOL_VERSION[13:17]	Tool. 0 for ClockBuilder Pro

The software tool version that created the register values that are downloaded at power up is represented by TOOL_VERSION.

Table 16.6. 0x0009 Temperature Grade

Reg Address	Bit Field	Туре	Name	Description
0x0009	7:0	R/W	TEMP_GRADE	Device temperature grading
				0 = Industrial (–40° C to 85° C) ambient conditions

Table 16.7. 0x000A Package ID

Reg Address	Bit Field	Туре	Name	Description
0x000A	7:0	R/W	PKG_ID	Package ID
				1 = 7x7 mm 44 QFN

Part numbers are of the form:

Si<Part Num Base><Grade>-<Device Revision><OPN ID>-<Temp Grade><Package ID>

Examples:

Si5344C-D12345-GM.

Applies to a "base" or "blank" OPN (Ordering Part Number) device. These devices are factory pre-programmed with the frequency plan and all other operating characteristics defined by the user's ClockBuilder Pro project file.

Si5344C-D-GM.

Applies to a "base" or "non-custom" OPN device. Base devices are factory pre-programmed to a specific base part type (e.g., Si5344 but exclude any user-defined frequency plan or other user-defined operating characteristics selected in ClockBuilder Pro.

Table 16.8. 0x000B I²C Address

Reg Address	Bit Field	Туре	Setting Name	Description
0x000B	6:0	R/W	I2C_ADDR	The upper 5 bits of the 7 bit I ² C address.
				The lower 2 bits are controlled by the A1 and A0 pins. Note: This register is not bank burnable.

Table 16.9. 0x000C Internal Status Bits

Reg Address	Bit Field	Туре	Name	Description
0x000C	0	R	SYSINCAL	1 if the device is calibrating.
0x000C	1	R	LOSXAXB	1 if there is no signal at the XAXB pins.
0x000C	3	R	XAXB_ERR	1 if there is a problem locking to the XAXB input signal.
0x000C	5	R	SMBUS_TIMEOUT	1 if there is an SMBus timeout error.

Bit 1 is the LOS status monitor for the XTAL or REFCLK at the XA/XB pins.

Table 16.10. 0x000D Out-of-Frequency (OOF) and Loss-of Signal (LOS) Alarms

Reg Address	Bit Field	Туре	Name	Description
0x000D	3:0	R	LOS	1 if the clock input is currently LOS
0x000D	7:4	R	OOF	1 if the clock input is currently OOF

Note that each bit corresponds to the input. The LOS and OOF bits are not sticky.

Input 0 (IN0) corresponds to LOS 0x000D [0], OOF 0x000D [4]

Input 1 (IN1) corresponds to LOS 0x000D [1], OOF 0x000D [5]

Input 2 (IN2) corresponds to LOS 0x000D [2], OOF 0x000D [6]

Input 3 (IN3) corresponds to LOS 0x000D [3], OOF 0x000D [7]

Table 16.11. 0x000E Holdover and LOL Status

Reg Address	Bit Field	Туре	Name	Description
0x000E	1	R	LOL	1 if the DSPLL is out of lock
0x000E	5	R	HOLD	1 if the DSPLL is in holdover (or free run)

These status bits indicate if the DSPLL is in holdover and if it is in Loss of Lock. These bits are not sticky.

Table 16.12. 0x000F Calibration Status

Reg Address	Bit Field	Туре	Name	Description
0x000F	5	R	CAL_PLL	1 if the DSPLL internal calibration is busy

This status bit indicates if a DSPLL is currently busy with calibration. This bit is not sticky.

Table 16.13. 0x0011 Internal Error Flags

Reg Address	Bit Field	Туре	Name	Description
0x0011	0	R/W	SYSINCAL_FLG	Sticky version of SYSINCAL. Write a 0 to this bit to clear.
0x0011	1	R/W	LOSXAXB_FLG	Sticky version of LOSXAXB. Write a 0 to this bit to clear.
0x0011	3	R/W	XAXB_ERR_FLG	Sticky version of XAXB_ERR.Write a 0 to this bit to clear.
0x0011	5	R/W	SMBUS_TIMEOUT_FLG	Sticky version of SMBUS_TIMEOUT. Write a 0 to this bit to clear.

These are sticky flag bits. They are cleared by writing zero to the bit that has been set.

Table 16.14. 0x0012 Sticky OOF and LOS Flags

Reg Address	Bit Field	Туре	Name	Description
0x0012	3:0	R/W	LOS_FLG	1 if the clock input is LOS for the given input
0x0012	7:4	R/W	OOF_FLG	1 if the clock input is OOF for the given input

These are the sticky flag versions of register 0x000D. These bits are cleared by writing 0 to the bits that have been set.

Si5345, Si5344, Si5342 Rev. D Family Reference Manual • Si5344 Register Definitions

Input 0 (IN0) corresponds to LOS_FLG 0x0012 [0], OOF_FLG 0x0012 [4]

Input 1 (IN1) corresponds to LOS_FLG 0x0012 [1], OOF_FLG 0x0012 [5]

Input 2 (IN2) corresponds to LOS FLG 0x0012 [2], OOF FLG 0x0012 [6]

Input 3 (IN3) corresponds to LOS_FLG 0x0012 [3], OOF_FLG 0x0012 [7]

Table 16.15. 0x0013 Sticky Holdover and LOL Flags

Reg Address	Bit Field	Туре	Name	Description
0x0013	1	R/W	LOL_FLG	1 if the DSPLL was unlocked
0x0013	5	R/W	HOLD_FLG	1 if the DSPLL was in holdover or free run

These are the sticky flag versions of register 0x000E. These bits are cleared by writing 0 to the bits that have been set.

Table 16.16. 0x0014 Sticky PLL Calibration Flag

Reg Address	Bit Field	Type	Name	Description
0x0014	5	R/W	CAL_FLG_PLL	1 if the internal calibration is busy

This bit is the sticky flag version of 0x000F. This bit is cleared by writing 0 to bit 5.

Table 16.17. 0x0016 LOL_ON_HOLD

Reg Address	Bit Field	Туре	Name	Description
0x0016	1	R/W	LOL_ON_HOLD	Set by CBPro.

Table 16.18. 0x0017 Status Flag Masks

Reg Address	Bit Field	Туре	Name	Description
0x0017	0	R/W	SYSINCAL_INTR_MSK	1 to mask SYSINCAL_FLG from causing an interrupt
0x0017	1	R/W	LOSXAXB_INTR_MSK	1 to mask the LOSXAXB_FLG from causing an interrupt
0x0017	5	R/W	SMBUS_TIMEOUT_INTR_MSK	1 to mask SMBUS_TIMEOUT_FLG from the interrupt
0x0017	6	R/W	RESERVED	Factory set to 1 to mask reserved bit from causing an interrupt. Do not clear this bit.
0x0017	7	R/W	RESERVED	Factory set to 1 to mask reserved bit from causing an interrupt. Do not clear this bit.

These are the interrupt mask bits for the fault flags in register 0x0011. If a mask bit is set, the alarm will be blocked from causing an interrupt.

Note: Bit 1 corresponds to XAXB LOS from asserting the interrupt (INTR) pin.

Table 16.19. 0x0018 OOF and LOS Masks

Reg Address	Bit Field	Туре	Name	Description
0x0018	3:0	R/W	LOS_INTR_MSK	1 to mask the clock input LOS flag
0x0018	7:4	R/W	OOF_INTR_MSK	1 to mask the clock input OOF flag

Si5345, Si5344, Si5342 Rev. D Family Reference Manual • Si5344 Register Definitions

These are the interrupt mask bits for the OOF and LOS flags in register 0x0012.

Input 0 (IN0) corresponds to LOS_INTR_MSK 0x0018 [0], OOF_INTR_MSK 0x0018 [4]

Input 1 (IN1) corresponds to LOS INTR MSK 0x0018 [1], OOF INTR MSK 0x0018 [5]

Input 2 (IN2) corresponds to LOS_INTR_MSK 0x0018 [2], OOF_INTR_MSK 0x0018 [6]

Input 3 (IN3) corresponds to LOS_INTR_MSK 0x0018 [3], OOF_INTR_MSK 0x0018 [7]

Table 16.20. 0x0019 Holdover and LOL Masks

Reg Address	Bit Field	Туре	Name	Description
0x0019	1	R/W	LOL_INTR_MSK	1 to mask the clock input LOL flag
0x0019	5	R/W	HOLD_INTR_MSK	1 to mask the holdover flag

These are the interrupt mask bits for the LOL and HOLD flags in register 0x0013. If a mask bit is set the alarm will be blocked from causing an interrupt.

Table 16.21. 0x001A PLL Calibration Interrupt Mask

Reg Address	Bit Field	Туре	Name	Description
0x001A	5	R/W	CAL_INTR_MSK	1 to mask the DSPLL internal calibration busy flag

The interrupt mask for this bit flag bit corresponds to register 0x0014.

the error flags in register 0x0017. If a mask bit is set, the alarm will be blocked from causing an interrupt.

Table 16.22. 0x001C Soft Reset and Calibration

Reg Address	Bit Field	Туре	Name	Description
0x001C	0	S	SOFT_RST_ALL	1 Initialize and calibrates the entire device
				0 No effect
0x001C	2	S	SOFT_RST	1 Initialize outer loop
				0 No effect

These bits are of type "S", which is self-clearing.

Table 16.23. 0x001D FINC, FDEC

Reg Address	Bit Field	Туре	Name	Description
0x001D	0	S	FINC	1 a rising edge will cause the selected MultiSynth to increment the output frequency by the Nx_FSTEPW parameter. See registers 0x0339-0x0353
0x001D	1	S	FDEC	1 a rising edge will cause the selected MultiSynth to decrement the output frequency by the Nx_FSTEPW parameter. See registers 0x0339-0x0353




Figure 16.1. Logic Diagram of the FINC/FDEC Masks

Table 16.24. 0x001E Power Down and Hard Reset

Reg Address	Bit Field	Туре	Name	Description
0x001E	0	R/W	PDN	1 to put the device into low power mode
0x001E	1	R/W	HARD_RST	1 causes hard reset. The same as power up except that the serial port access is not held at reset. 0 No reset
				U NO Teset
0x001E	2	S	SYNC	1 to reset all output R dividers to the same state.

Table 16.25. 0x002B SPI 3 vs 4 Wire

Reg Address	Bit Field	Туре	Name	Description
0x002B	3	R/W	SPI_3WIRE	0 for 4-wire SPI, 1 for 3-wire SPI
0x002B	5	R/W	AUTO_NDIV_UPDATE	

Table 16.26. 0x002C LOS Enable

Reg Address	Bit Field	Туре	Name	Description
0x002C	3:0	R/W	LOS_EN	1 to enable LOS for a clock input;
				0 for disable
0x002C	4	R/W	LOSXAXB_DIS	Enable LOS detection on the XAXB inputs.
				0: Enable LOS Detection (default)
				1: Disable LOS Detection

Input 0 (IN0): LOS_EN[0]

Input 1 (IN1): LOS_EN[1]

Input 2 (IN2): LOS_EN[2]

Input 3 (IN3): LOS_EN[3]

Table 16.27. 0x002D Loss of Signal Requalification Value

Reg Address	Bit Field	Туре	Name	Description
0x002D	1:0	R/W	LOS0_VAL_TIME	Clock Input 0
				0 for 2 msec
				1 for 100 msec
				2 for 200 msec
				3 for one second
0x002D	3:2	R/W	LOS1_VAL_TIME	Clock Input 1, same as above
0x002D	5:4	R/W	LOS2_VAL_TIME	Clock Input 2, same as above
0x002D	7:6	R/W	LOS3_VAL_TIME	Clock Input 3, same as above

When an input clock disappears (and therefore has an active LOS alarm), if the clock returns, there is a period of time that the clock must be within the acceptable range before the alarm is removed. This is the LOS_VAL_TIME.

Table 16.28. 0x002E-0x002F LOS0 Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x002E	7:0	R/W	LOS0_TRG_THR	16-bit Threshold Value
0x002F	15:8	R/W	LOS0_TRG_THR	

ClockBuilder Pro calculates the correct LOS register threshold trigger value for Input 0, given a particular frequency plan.

Table 16.29. 0x0030-0x0031 LOS1 Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0030	7:0	R/W	LOS1_TRG_THR	16-bit Threshold Value
0x0031	15:8	R/W	LOS1_TRG_THR	

ClockBuilder Pro calculates the correct LOS register threshold trigger value for Input 1, given a particular frequency plan.

Table 16.30. 0x0032-0x0033 LOS2 Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0032	7:0	R/W	LOS2_TRG_THR	16-bit Threshold Value
0x0033	15:8	R/W	LOS2_TRG_THR	

ClockBuilder Pro calculates the correct LOS register threshold trigger value for Input 2, given a particular frequency plan.

Table 16.31. 0x0034-0x0035 LOS3 Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0034	7:0	R/W	LOS3_TRG_THR	16-bit Threshold Value
0x0035	15:8	R/W	LOS3_TRG_THR	

ClockBuilder Pro calculates the correct LOS register threshold trigger value for Input 3, given a particular frequency plan.

Table 16.32. 0x0036-0x0037 LOS0 Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0036	7:0	R/W	LOS0_CLR_THR	16-bit Threshold Value
0x0037	15:8	R/W	LOS0_CLR_THR	

ClockBuilder Pro calculates the correct LOS register clear threshold value for Input 0, given a particular frequency plan.

Table 16.33. 0x0038-0x0039 LOS1 Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0038	7:0	R/W	LOS1_CLR_THR	16-bit Threshold Value
0x0039	15:8	R/W	LOS1_CLR_THR	

ClockBuilder Pro calculates the correct LOS register clear threshold value for Input 1, given a particular frequency plan.

Table 16.34. 0x003A-0x003B LOS2 Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x003A	7:0	R/W	LOS2_CLR_THR	16-bit Threshold Value
0x003B	15:8	R/W	LOS2_CLR_THR	

ClockBuilder Pro calculates the correct LOS register clear threshold value for Input 2, given a particular frequency plan.

Table 16.35. 0x003C-0x003D LOS3 Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x003C	7:0	R/W	LOS3_CLR_THR	16-bit Threshold Value
0x003D	15:8	R/W	LOS3_CLR_THR	

ClockBuilder Pro calculates the correct LOS register clear threshold value for Input 3, given a particular frequency plan.

Table 16.36. 0x003F OOF Enable

Reg Address	Bit Field	Туре	Name	Description
0x003F	3:0	R/W	OOF_EN	1 to enable, 0 to disable
0x003F	7:4	R/W	FAST_OOF_EN	1 to enable, 0 to disable

Input 0 corresponds to OOF_EN [0], FAST_OOF_EN [4]

Input 1 corresponds to OOF_EN [1], FAST_OOF_EN [5]

Input 2 corresponds to OOF_EN [2], FAST_OOF_EN [6]

Input 3 corresponds to OOF_EN [3], FAST_OOF_EN [7]

Table 16.37. 0x0040 OOF Reference Select

Reg Address	Bit Field	Туре	Name	Description
0x0040	2:0	R/W	OOF_REF_SEL	0 for CLKIN0
				1 for CLKIN1
				2 for CLKIN2
				3 for CLKIN3
				4 for XAXB

Table 16.38. 0x0041-0x0045 OOF Divider Select

Reg Address	Bit Field	Туре	Name	Description
0x0041	4:0	R/W	OOF0_DIV_SEL	Sets a divider for the OOF circuitry for each input clock
0x0042	4:0	R/W	OOF1_DIV_SEL	0,1,2,3. The divider value is 2 ^{OOFx_DIV_SEL} . CBPro sets these dividers.
0x0043	4:0	R/W	OOF2_DIV_SEL	
0x0044	4:0	R/W	OOF3_DIV_SEL	
0x0045	4:0	R/W	OOF- XO_DIV_SEL	

Table 16.39. 0x0046-0x0049 Out of Frequency Set Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0046	7:0	R/W	OOF0_SET_THR	OOF Set threshold. Range is up to ±500 ppm in steps of 1/16 ppm
0x0047	7:0	R/W	OOF1_SET_THR	OOF Set threshold. Range is up to ±500 ppm in steps of 1/16 ppm
0x0048	7:0	R/W	OOF2_SET_THR	OOF Set threshold. Range is up to ±500 ppm in steps of 1/16 ppm
0x0049	7:0	R/W	OOF3_SET_THR	OOF Set threshold. Range is up to ±500 ppm in steps of 1/16 ppm

Table 16.40. 0x004A-0x004D Out of Frequency Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x004A	7:0	R/W	OOF0_CLR_THR	OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm
0x004B	7:0	R/W	OOF1_CLR_THR	OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm
0x004C	7:0	R/W	OOF2_CLR_THR	OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm
0x004D	7:0	R/W	OOF3_CLR_THR	OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm

Table 16.41. 0x004E-0x04F OOF Detection Windows

Reg Address	Bit Field	Туре	Setting Name	Description
0x004E	2:0	R/W	OOF0_DET- WIN_SEL	Values calculated by CBPro.
0x004E	6:4	R/W	OOF1_DET- WIN_SEL	Values calculated by CBPro.
0x004F	2:0	R/W	OOF2_DET- WIN_SEL	Values calculated by CBPro.
0x004F	6:4	R/W	OOF3_DET- WIN_SEL	Values calculated by CBPro.

Table 16.42. 0x0050 OOF_ON_LOS

Reg Address	Bit Field	Type	Setting Name	Description
0x0050	3:0	R/W	OOF_ON_LOS	Set by CBPro

Table 16.43. 0x0051-0x0054 Fast Out of Frequency Set Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0051	3:0	R/W	FAST_OOF0_SET_THR	(1+ value) x 1000 ppm
0x0052	3:0	R/W	FAST_OOF1_SET_THR	(1+ value) x 1000 ppm
0x0053	3:0	R/W	FAST_OOF2_SET_THR	(1+ value) x 1000 ppm
0x0054	3:0	R/W	FAST_OOF3_SET_THR	(1+ value) x 1000 ppm

These registers determine the OOF alarm set threshold for IN3, IN2, IN1 and IN0 when the fast control is enabled. The value in each of the register is (1+ value) x 1000 ppm. ClockBuilder Pro is used to determine the values for these registers.

Table 16.44. 0x0055-0x0058 Fast Out of Frequency Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0055	3:0	R/W	FAST_OOF0_CLR_THR	(1+ value) x 1000 ppm
0x0056	3:0	R/W	FAST_OOF1_CLR_THR	(1+ value) x 1000 ppm
0x0057	3:0	R/W	FAST_OOF2_CLR_THR	(1+ value) x 1000 ppm
0x0058	3:0	R/W	FAST_OOF3_CLR_THR	(1+ value) x 1000 ppm

These registers determine the OOF alarm clear threshold for IN3, IN2, IN1 and IN0 when the fast control is enabled. The value in each of the register is (1+ value)*1000 ppm. ClockBuilder Pro is used to determine the values for these registers.

OOF needs a frequency reference. ClockBuilder Pro provides the OOF register values for a particular frequency plan.

Table 16.45. 0x0059 Fast OOF Detection Window

Reg Address	Bit Field	Туре	Name	Description
0x0059	1:0	R/W	FAST_OOF0_DETWIN_SEL	Values calculated by CBPro.
0x0059	3:2	R/W	FAST_OOF1_DETWIN_SEL	Values calculated by CBPro.
0x0059	5:4	R/W	FAST_OOF2_DETWIN_SEL	Values calculated by CBPro.

Reg Address	Bit Field	Туре	Name	Description
0x0059	7:6	R/W	FAST_OOF3_DETWIN_SEL	Values calculated by CBPro.

Table 16.46. 0x005A-0x005D OOF0 Ratio for Reference

Reg Address	Bit Field	Туре	Name	Description
0x005A	7:0	R/W	OOF0_RATIO_REF	Values calculated by CBPro.
0x005B	15:8	R/W	OOF0_RATIO_REF	Values calculated by CBPro.
0x005C	23:16	R/W	OOF0_RATIO_REF	Values calculated by CBPro.
0x005D	25:24	R/W	OOF0_RATIO_REF	Values calculated by CBPro.

Table 16.47. 0x005E-0x0061 OOF1 Ratio for Reference

Reg Address	Bit Field	Туре	Name	Description
0x005E	7:0	R/W	OOF1_RATIO_REF	Values calculated by CBPro.
0x005F	15:8	R/W	OOF1_RATIO_REF	Values calculated by CBPro.
0x0060	23:16	R/W	OOF1_RATIO_REF	Values calculated by CBPro.
0x0061	25:24	R/W	OOF1_RATIO_REF	Values calculated by CBPro.

Table 16.48. 0x0062-0x0065 OOF2 Ratio for Reference

Reg Address	Bit Field	Туре	Name	Description
0x0062	7:0	R/W	OOF2_RATIO_REF	Values calculated by CBPro.
0x0063	15:8	R/W	OOF2_RATIO_REF	Values calculated by CBPro.
0x0064	23:16	R/W	OOF2_RATIO_REF	Values calculated by CBPro.
0x0065	25:24	R/W	OOF2_RATIO_REF	Values calculated by CBPro.

Table 16.49. 0x0066-0x0069 OOF3 Ratio for Reference

Reg Address	Bit Field	Туре	Name	Description
0x0066	7:0	R/W	OOF3_RATIO_REF	Values calculated by CBPro.
0x0067	15:8	R/W	OOF3_RATIO_REF	Values calculated by CBPro.
0x0068	23:16	R/W	OOF3_RATIO_REF	Values calculated by CBPro.
0x0069	25:24	R/W	OOF3_RATIO_REF	Values calculated by CBPro.

Table 16.50. 0x0092 Fast LOL Enable

Reg Address	Bit Field	Туре	Name	Description
0x0092	1	R/W	LOL_FST_EN	Enables fast detection of LOL. A large input frequency error will quickly assert LOL when this is enabled.

Table 16.51. 0x0093 Fast LOL Detection Window

Reg Address	Bit Field	Туре	Name	Description
0x0093	7:4	R/W	LOL_FST_DETWIN_SEL	Values calculated by CBPro

Table 16.52. 0x0095 Fast LOL Detection Value

Reg Address	Bit Field	Туре	Name	Description
0x0095	3:2	R/W	LOL_FST_VALWIN_SEL	Values calculated by CBPro.

Table 16.53. 0x0096 Fast LOL Set Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0096	7:4	R/W	LOL_FST_SET_THR_SEL	Values calculated by CBPro

Table 16.54. 0x0098 Fast LOL Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0098	7:4	R/W	LOL_FST_CLR_THR_SEL	Values calculated by CBPro

Table 16.55. 0x009A LOL Enable

Reg Address	Bit Field	Туре	Name	Description
0x009A	1	R/W	LOL_SLOW_EN_PLL	1 to enable LOL; 0 to disable LOL.

ClockBuilder Pro provides the LOL register values for a particular frequency plan.

Table 16.56. 0x009B Slow LOL Detection Window

Reg Address	Bit Field	Туре	Name	Description
0x009B	7:4	R/W	LOL_SLW_DETWIN_SEL	Values calculated by CBPro.

Table 16.57. 0x009D Slow LOL Detection Value

Reg Address	Bit Field	Туре	Setting Name	Description
0x009D	3:2	R/W	LOL_SLW_VALWIN_SEL	Values calculated by CBPro

Table 16.58. 0x009E LOL Set Threshold

Reg Address	Bit Field	Туре	Name	Description
0x009E	7:4	R/W		Configures the loss of lock set thresholds. Selectable as 0.1, 0.3, 1, 3, 10, 30, 100, 300, 1000, 3000, 10000. Values are in ppm.

The following are the thresholds for the value that is placed in the top four bits of register 0x009E.

0 = 0.1 ppm

1 = 0.3 ppm

- 2 = 1 ppm
- 3 = 3 ppm
- 4 = 10 ppm
- 5 = 30 ppm
- 6 = 100 ppm
- 7 = 300 ppm
- 8 = 1000 ppm
- 9 = 3000 ppm
- 10 = 10000 ppm

Table 16.59. 0x00A0 LOL Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x00A0	7:4	R/W	LOL_SLW_CLR_THR	Configures the loss of lock set thresholds. Selectable as 0.1, 0.3, 1, 3, 10, 30, 100, 300, 1000, 3000, 10000. Values are in ppm.

The following are the thresholds for the value that is placed in the top four bits of register 0x00A0. ClockBuilder Pro sets these values.

- 0 = 0.1 ppm
- 1 = 0.3 ppm
- 2 = 1 ppm
- 3 = 3 ppm
- 4 = 10 ppm
- 5 = 30 ppm
- 6 = 100 ppm
- 7 = 300 ppm
- 8 = 1000 ppm
- 9 = 3000 ppm
- 10 = 10000 ppm

Table 16.60. 0x00A2 LOL Timer Enable

Reg Address	Bit Field	Туре	Name	Description
0x00A2	1	R/W	LOL_TIMER_EN	0 to disable
				1 to enable

Table 16.61. 0x00A9-0x00AC LOL_CLR_DELAY_DIV256

Reg Address	Bit Field	Туре	Setting Name	Description
0x00A9	7:0	R/W	LOL_CLR_DELAY_DIV256	Set by CBPro.
0x00AA	15:8	R/W	LOL_CLR_DELAY_DIV256	Set by CBPro.
0x00AB	23:16	R/W	LOL_CLR_DELAY_DIV256	Set by CBPro.
0x00AC	28:24	R/W	LOL_CLR_DELAY_DIV256	Set by CBPro.

Table 16.62. 0x00E2

Reg Address	Bit Field	Туре	Name	Description
0x00E2	7:0	R	ACTIVE_NVM_BANK	Read-only field indicating number of user bank writes caried out so far.
				Value Description
				0 zero
				3 one
				15 two
				63 three

Table 16.63. 0x00E3

Reg Address	Bit Field	Туре	Setting Name	Description
0x00E3	7:0	R/W	NVM_WRITE	Write 0xC7 to initiate an NVM bank burn.

Table 16.64. 0x00E4

Reg Address	Bit Field	Туре	Setting Name	Description
0x00E4	0	S	NVM_READ_BANK	When set, this bit will read the NVM down into the volatile memory.

Table 16.65. 0x00E5 Fastlock Extend Enable

Reg Address	Bit Field	Туре	Name	Description
0x00E5	5	R/W	FASTLOCK_EXTEND_EN	Extend Fastlock bandwidth period past LOL Clear
				0: Do not extend Fastlock period
				1: Extend Fastlock period (default)

Table 16.66. 0x00EA-0x00ED LOL Detection Value

Reg Address	Bit Field	Туре	Name	Description
0x00EA	7:0	R/W	FASTLOCK_EXTEND	29-bit value. Set by CBPro to minimize the phase transients when switching the PLL bandwidth. See FASTLOCK_EXTEND_SCL.
0x00EB	15:8	R/W	FASTLOCK_EXTEND	29-bit value. Set by CBPro to minimize the phase transients when switching the PLL bandwidth. See FASTLOCK_EXTEND_SCL.
0x00EC	23:16	R/W	FASTLOCK_EXTEND	29-bit value. Set by CBPro to minimize the phase transients when switching the PLL bandwidth. See FASTLOCK_EXTEND_SCL.
0x00ED	28:24	R/W	FASTLOCK_EXTEND	29-bit value. Set by CBPro to minimize the phase transients when switching the PLL bandwidth. See FASTLOCK_EXTEND_SCL.

Table 16.67. 0x00F6

Reg Address	Bit Field	Туре	Name	Description
0x00F6	0	R	REG_0xF7_INTR	Set by CBPro.
0x00F6	1	R	REG_0xF8_INTR	Set by CBPro.
0x00F6	2	R	REG_0xF9_INTR	Set by CBPro.

Table 16.68. 0x00F7

Reg Address	Bit Field	Type	Name	Description
0x00F7	0	R	SYSINCAL_INTR	Set by CBPro.
0x00F7	1	R	LOSXAXB_INTR	Set by CBPro.
0x00F7	2	R	LOSREF_INTR	Set by CBPro.
0x00F7	4	R	LOSVCO_INTR	Set by CBPro.
0x00F7	5	R	SMBUS_TIME_O UT_INTR	Set by CBPro.

Table 16.69. 0x00F8

Reg Address	Bit Field	Туре	Name	Description
0x00F8	3:0	R	LOS_INTR	Set by CBPro.
0x00F8	7:4	R	OOF_INTR	Set by CBPro.

Table 16.70. 0x00F9

Reg Address	Bit Field	Туре	Name	Description
0x00F9	1	R	LOL_INTR	Set by CBPro.
0x00F9	5	R	HOLD_INTR	Set by CBPro.

Table 16.71. 0x00FE Device Ready

Reg Address	Bit Field	Туре	Name	Description
0x00FE	7:0	R	_	Ready Only byte to indicate device is ready. When read data is 0x0F one can safely read/write registers. This register is repeated on every page therefore a page write is not ever required to read the DEVICE_READY status.

16.2 Page 1 Registers Si5344

Table 16.72. 0x0102 Global OE Gating for All Clock Output Drivers

Reg Address	Bit Field	Туре	Name	Description
0x0102	0	R/W	OUTALL_DISABLE_LOW	1 Pass through the output enables, 0 disables all output drivers.

Table 16.73. 0x0112 Clock Output Driver 0 and R-Divider 0 Configuration

Reg Address	Bit Field	Туре	Name	Description
0x0112	0	R/W	OUT0_PDN Output driver 0: 0 to power up the regulator, 1 to power down the regulator. Clock outputs will be weakly pulled low.	
0x0112	1	R/W	OUT0_OE Output driver 0: 0 to disable the output, 1 to enable the output	
0x0112	2	R/W	OUT0_RDIV_FORCE2 0 R0 divider value is set by R0_REG	
				1 R0 divider value is forced into divide by 2

Table 16.74. 0x0113 Output 0 Format

Reg Address	Bit Field	Туре	Name	Description	
0x0113	2:0	R/W	OUT0_FORMAT	0 Reserved	
				1 swing mode (normal swing) differential	
				2 swing mode (high swing) differential	
				3 Reserved	
				4 LVCMOS single ended	
				5 LVCMOS (+pin only)	
				6 LVCMOS (-pin only)	
				7 Reserved	
0x0113	3	R/W	OUT0_SYNC_EN	0 disable	
				1 enable	
0x0113	5:4	R/W	OUT0_DIS_STATE	Determines the state of an output driver when disabled, selectable as	
				00 Disable low	
				01 Disable high	
				10 Reserved	
				11 Reserved	
0x0113	7:6	R/W	OUT0_CMOS_DRV	LVCMOS output impedance. Selectable as CMOS1,CMOS2, CMOS3.	

See 6.2 Performance Guidelines for Outputs.

Table 16.75. 0x0114 Output 0 Swing and Amplitude

Reg Address	Bit Field	Туре	Name	Description	
0x0114	3:0	R/W	OUT0_CM	Output common mode voltage adjustment	
			Programmable swing mode with normal swing configuration:		
			Step size = 100 mV		
				Range = 0.9 V to 2.3 V if VDDO = 3.3 V	
				Range = 0.6 V to 1.5V if VDDO = 2.5 V	
				Range=0.5 V to 0.9 V if VDDO = 1.8 V	
				Programmable swing mode with high0 swing configuration:	
				Step size = 100 mV	
				Range = 0.9 V to 2.3 V if VDDO = 3.3 V	
				Range = 0.6 V to 1.5 V if VDDO = 2.5 V	
				Range = 0.5 V to 0.9 V if VDDO = 1.8 V	
				LVCMOS mode:	
				Not supported/No effect	
0x0114	6:4	R/W	OUT0_AMPL	T0_AMPL Output swing adjustment	
				Programmable swing mode with normal swing configuration:	
				Step size = 100 mV	
				Range = 100 mVpp-se to 800 mVpp-se	
				Programmable swing mode with high swing configuration:	
				Step size = 200 mV	
				Range = 200 mVpp-se to 1600 mVpp-se	
				LVCMOS mode:	
				Not supported/No effect	

See the settings and values from Table 6.10 Settings for LVDS, LVPECL, and HCSL on page 41 for details of the settings. ClockBuilder Pro is used to select the correct settings for this register.

Table 16.76. 0x0115 R-Divider 0 Mux Selection

Reg Address	Bit Field	Туре	Name	Description	
0x0115	2:0	R/W	OUT0_MUX_SEL Output driver 0 input mux select. This selects the source of the multisynth.		
			0: MS0		
			1: MS1		
			2: MS2		
				3: MS3	
				4: MS4	
				5: Reserved	
				6: Reserved	
				7: Reserved	
0x0115	3	R/W	OUT0_VDD_SEL_EN	1 = Enable OUT0_VDD_SEL	
0x0115	5:4	R/W	OUT0_VDD_SEL	Must be set to the VDD0 voltage.	
				0: 3.3 V	
				1: 1.8 V	
				2: 2.5 V	
				3: Reserved	
0x0115	7:6	R/W	OUT0_INV	CLK and CLK not inverted	
				CLK inverted	
				CLK and CLK inverted	
				CLK inverted	

Each output can be configured to use Multisynth N0-N3 divider. The frequency for each N-divider is set in registers 0x0302-0x032C for N0 to N3. Four different frequencies can be set in the N-dividers (N0-N3) and each of the 4 outputs can be configured to any of the 4 different frequencies.

The four output drivers are all identical. The single set of descriptions above for output driver 0 applies to the other 3 output drivers.

Table 16.77. Registers that Follow the Same Definitions Above

Register Address	Description	(Same as) Address
0x0117	Clock Output Driver 1 Config	0x0112
0x0118	Clock Output Driver 1 Format, Sync	0x0113
0x0119	Clock Output Driver 1 Ampl, CM	0x0114
0x011A	OUT1_MUX_SEL, OUT1_VDD_SEL_EN, OUT1_VDD_SEL, OUT1_INV	0x0115
0x0126	Clock Output Driver 2 Config	0x0112
0x0127	Clock Output Driver 2 Format, Sync	0x0113
0x0128	Clock Output Driver 2 Ampl, CM	0x0114
0x0129	OUT2_MUX_SEL, OUT2_VDD_SEL_EN, OUT2_VDD_SEL, OUT2_INV	0x0115

Register Address	Description	(Same as) Address
0x012B	Clock Output Driver 3 Config	0x0112
0x012C	Clock Output Driver 3 Format, Sync	0x0113
0x012D	Clock Output Driver 3 Ampl, CM	0x0114
0x012E	OUT3_MUX_SEL, OUT3_VDD_SEL_EN, OUT3_VDD_SEL, OUT3_INV	0x0115

Table 16.78. 0x013F-0x0140

Reg Address	Bit Field	Туре	Setting Name	Description
0x013F	7:0	R/W	OUTX_ALWAYS_ON	This setting is managed by CBPro during
0x0140	11:8	R/W	OUTX_ALWAYS_ON	zero delay mode.

Table 16.79. 0x0141 Output Disable Mask for LOS XAXB

Reg Address	Bit Field	Туре	Setting Name	Description
0x0141	1	R/W	OUT_DIS_MSK	Set by CBPro.
0x0141	5	R/W	OUT_DIS_LOL_MSK	Set by CBPro.
0x0141	6	R/W	OUT_DIS_LOSXAXB_MSK	Determines if outputs are disabled during an LOSXAXB condition. 0: All outputs disabled on LOSXAXB 1: All outputs remain enabled during LOSXAXB condition
0x0141	7	R/W	OUT_DIS_MSK_LOS_PFD	Set by CBPro.

Table 16.80. 0x0142 Output Disable Loss of Lock PLL

Reg Address	Bit Field	Type	Setting Name	Description
0x0142	1	R/W	OUT_DIS_MSK_LOL	0: LOL will disable all connected outputs
				1: LOL does not disable any outputs
0x0142	5	R/W	OUT_DIS_MSK_HOLD	Set by CBPro.

Table 16.81. 0x0145 Power Down All

Reg Address	Bit Field	Туре	Name	Description	
0x0145	0	R/W	OUT_PDN_ALL	0- no effect	
				1- all drivers powered down	

16.3 Page 2 Registers Si5344

Table 16.82. 0x0206 Prescale Reference Divide Ratio

Reg Address	Bit Field	Type	Name	Description
0x0206	1:0	R/W	PXAXB	Sets the divider for the input on XAXB

0 = pre-scale value 1

1 = pre-scale value 2

2 = pre-scale value 4

3 = pre-scale value 8

This can only be used with external clock sources, not crystals.

Table 16.83. 0x0208-0x020D P0 Divider Numerator

Reg Address	Bit Field	Type	Name	Description
0x0208	7:0	R/W	P0_NUM	48-bit Integer Number
0x0209	15:8	R/W	P0_NUM	
0x020A	23:16	R/W	P0_NUM	
0x020B	31:24	R/W	P0_NUM	
0x020C	39:32	R/W	P0_NUM	
0x020D	47:40	R/W	P0_NUM	

This set of registers configure the P-dividers which are located at the four input clocks seen in Figure 3.1 Si5342 DSPLL and Multisynth System Flow Diagram on page 9. ClockBuilder Pro calculates the correct values for the P-dividers.

Table 16.84. 0x020E-0x0211 P0 Divider Denominator

Reg Address	Bit Field	Туре	Name	Description
0x020E	7:0	R/W	P0_DEN	32-bit Integer Number
0x020F	15:8	R/W	P0_DEN	
0x0210	23:16	R/W	P0_DEN	
0x0211	31:24	R/W	P0_DEN	

The P1, P2 and P3 divider numerator and denominator follow the same format as P0 described above. ClockBuilder Pro calculates the correct values for the P-dividers.

Table 16.85. Registers that Follow the P0_NUM and P0_DEN

Register Address	Description	Size	Same as Address
0x0212-0x0217	P1 Divider Numerator	48-bit Integer Number	0x0208-0x020D
0x0218-0x021B	P1 Divider Denominator	32-bit Integer Number	0x020E-0x0211
0x021C-0x0221	P2 Divider Numerator	48-bit Integer Number	0x0208-0x020D
0x0222-0x0225	P2 Divider Denominator	32-bit Integer Number	0x020E-0x0211
0x0226-0x022B	P3 Divider Numerator	48-bit Integer Number	0x0208-0x020D

Register Address	Description	Size	Same as Address
0x022C-0x022F	P3 Divider Denominator	32-bit Integer Number	0x020E-0x0211

This set of registers configure the P-dividers which are located at the four input clocks seen in Figure 3.1 Si5342 DSPLL and Multisynth System Flow Diagram on page 9. ClockBuilder Pro calculates the correct values for the P-dividers.

Table 16.86. 0x0230 Px_UPDATE

Reg Address	Bit Field	Type	Name	Description
0x0230	0	S	P0_UPDATE	0 - No update for P-divider value
0x0230	1	S	P1_UPDATE	1 - Update P-divider value
0x0230	2	S	P2_UPDATE	
0x0230	3	S	P3_UPDATE	

The Px_Update bit must be asserted to update the P-Divider. The update bits are provided so that all of the divider bits can be changed at the same time. First, write all of the new values to the divider, then set the update bit.

Table 16.87. 0x0231 P0 Fractional Division Enable

Reg Address	Bit Field	Type	Setting Name	Description
0x0231	3:0	R/W	P0_FRACN_MODE	P0 (IN0) input divider fractional mode. Must be set to 0xB for proper operation.
0x0231	4	R/W	P0_FRAC_EN	P0 (IN0) input divider fractional enable
				0: Integer-only division.
				1: Fractional (or Integer) division.

Table 16.88. 0x0232 P1 Fractional Division Enable

Reg Address	Bit Field	Туре	Setting Name	Description
0x0232	3:0	R/W	P1_FRACN_MODE	P1 (IN1) input divider fractional mode. Must be set to 0xB for proper operation.
0x0232	4	R/W	P1_FRAC_EN	P1 (IN1) input divider fractional enable
				0: Integer-only division.
				1: Fractional (or Integer) division.

Table 16.89. 0x0233 P2 Fractional Division Enable

Reg Address	Bit Field	Туре	Setting Name	Description
0x0233	3:0	R/W	P2_FRACN_MODE	P2 (IN2) input divider fractional mode. Must be set to 0xB for proper operation.
0x0233	4	R/W	P2_FRAC_EN	P2 (IN2) input divider fractional enable
				0: Integer-only division.
				1: Fractional (or Integer) division.

Table 16.90. 0x0234 P3 Fractional Division Enable

Reg Address	Bit Field	Type	Setting Name	Description
0x0234	3:0	R/W	P3_FRACN_MODE	P3 (IN3) input divider fractional mode. Must be set to 0xB for proper operation.
0x0234	4	R/W	P3_FRAC_EN	P3 (IN3) input divider fractional enable
				0: Integer-only division.
				1: Fractional (or Integer) division.

Table 16.91. 0x0235-0x023A MXAXB Divider Numerator

Reg Address	Bit Field	Type	Setting Name	Description
0x0235	7:0	R/W	MXAXB_NUM	44-bit Integer Number
0x0236	15:8	R/W	MXAXB_NUM	
0x0237	23:16	R/W	MXAXB_NUM	
0x0238	31:24	R/W	MXAXB_NUM	
0x0239	39:32	R/W	MXAXB_NUM	
0x023A	43:40	R/W	MXAXB_NUM	

Note that changing this register during operation may cause indefinite loss of lock unless the guidelines in are followed.

Table 16.92. 0x023B-0x023E MXAXB Divider Denominator

Reg Address	Bit Field	Type	Setting Name	Description
0x023B	7:0	R/W	MXAXB_DEN	32-bit Integer Number
0x023C	15:8	R/W	MXAXB_DEN	
0x023D	23:16	R/W	MXAXB_DEN	
0x023E	31:24	R/W	MXAXB_DEN	

The M-divider numerator and denominator are set by ClockBuilder Pro for a given frequency plan. Note that changing this register during operation may cause indefinite loss of lock unless the guidelines in are followed.

Table 16.93. 0x023F MXAXB Update

Reg Address	Bit Field	Туре	Setting Name	Description
0x023F	0	S	_	Set to 1 to update the MXAXB_NUM and MXAXB_DEN values. A SOFT_RST may also be used to update these values.

Table 16.94. 0x0250-0x0252 R0 Divider

Reg Address	Bit Field	Туре	Name	Description
0x0250	7:0	R/W	R0_REG	A 24 bit integer divide value
0x0251	15:8	R/W	R0_REG	divide value = (R0_REG+1) x 2
0x0252	23:16	R/W	R0_REG	To set R0 = 2, set OUT0_RDIV_FORCE2 = 1 and then the R0_REG value is irrelevant.

The R dividers are at the output clocks and are purely integer division. The R1-R3 dividers follow the same format as the R0 divider described above.

Table 16.95. Registers that Follow the R0_REG

Register Address	Description	Size	Same as Address
0x0253-0x0255	R1_REG	24-bit Integer Number	0x0250-0x052
0x025C-0x025E	R2_REG	24-bit Integer Number	0x0250-0x0252
0x025F-0x0261	R3_REG	24-bit Integer Number	0x0250-0x0252

Table 16.96. 0x026B-0x0272 User Scratch Pad

Reg Address	Bit Field	Туре	Name	Description
0x026B	7:0	R/W	DESIGN_ID0	ASCII encoded string defined by CBPro user, with
0x026C	15:8	R/W	DESIGN_ID1	user defined space or null padding of unused characters. A user will normally include a configu-
0x026D	23:16	R/W	DESIGN_ID2	ration ID + revision ID. For example, "ULT.1A" with null character padding sets:
0x026E	31:24	R/W	DESIGN_ID3	DESIGN ID0: 0x55
0x026F	39:32	R/W	DESIGN_ID4	DESIGN ID1: 0x4C
0x0270	47:40	R/W	DESIGN_ID5	DESIGN ID2: 0x54
0x0271	55:48	R/W	DESIGN_ID6	DESIGN ID3: 0x2E
0x0272	63:56	R/W	DESIGN_ID7	DESIGN_ID4: 0x31
				DESIGN_ID5: 0x41
				DESIGN_ID6:0x 00
				DESIGN_ID7: 0x00

Table 16.97. 0x0278-0x027C OPN Identifier

Reg Address	Bit Field	Туре	Name	Description
0x0278	7:0	R/W	OPN_ID0	OPN unique identifier. ASCII encoded. For exam-
0x0279	15:8	R/W	OPN_ID1	ple, with OPN:
0x027A	23:16	R/W	OPN_ID2	5344C-A12345-GM, 12345 is the OPN unique identifier, which sets:
0x027B	31:24	R/W	OPN_ID3	OPN_ID0: 0x31
0x027C	39:32	R/W	OPN_ID4	OPN_ID1: 0x32
				OPN_ID2: 0x33
				OPN_ID3: 0x34
				OPN_ID4: 0x35

Part numbers are of the form:

Si<Part Num Base><Grade>-<Device Revision><OPN ID>-<Temp Grade><Package ID>

Examples:

Si5344C-A12345-GM.

Applies to a "custom" OPN (Ordering Part Number) device. These devices are factory pre-programmed with the frequency plan and all other operating characteristics defined by the user's ClockBuilder Pro project file.

Si5344C-A-GM.

Applies to a "base" or "non-custom" OPN device. Base devices are factory pre-programmed to a specific base part type (e.g., Si5344 but exclude any user-defined frequency plan or other user-defined operating characteristics selected in ClockBuilder Pro.

Table 16.98. 0x027D

Reg Address	Bit Field	Туре	Setting Name	Description
0x027D	7:0	R/W	OPN_REVISION	

Table 16.99. 0x027E

Reg Address	Bit Field	Туре	Setting Name	Description
0x027E	7:0	R/W	BASELINE_ID	

Table 16.100. 0x028A-0x028D Out-of-Frequency Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x028A	4:0	R/W	OOF0_TRG_THR_EXT	Set by CBPro.
0x028B	4:0	R/W	OOF1_TRG_THR_EXT	Set by CBPro.
0x028C	4:0	R/W	OOF2_TRG_THR_EXT	Set by CBPro.
0x028D	4:0	R/W	OOF3_TRG_THR_EXT	Set by CBPro.

Table 16.101. OOFx_CLR_THR

Reg Address	Bit Field	Туре	Name	Description
0x028E	4:0	R/W	OOF0_CLR_THR_EXT	Set by CBPro.
0x028F	4:0	R/W	OOF1_CLR_THR_EXT	Set by CBPro.
0x0290	4:0	R/W	OOF2_CLR_THR_EXT	Set by CBPro.
0x0291	4:0	R/W	OOF3_CLR_THR_EXT	Set by CBPro.

Table 16.102. 0x0294 Fastlock Extend Scale

Reg Address	Bit Field	Туре	Name	Description
0x0294	7:4	R/W	FASTLOCK_EXTEND_SCL	Scales LOLB_INT_TIM- ER_DIV256

Table 16.103. 0x0296 Fastlock Delay on Input Switch Enable

Reg Address	Bit Field	Туре	Name	Description
0x0296	1	R/W	LOL_SLW_VALWIN_SELX	Set by CBPro.

Table 16.104. 0x0297 Fastlock Delay on Input Switch Enable

Reg Address	Bit Field	Туре	Name	Description
0x0297	1	R/W	FASTLOCK_DLY_ONSW_EN	Set by CBPro.

Table 16.105. 0x0299 Fastlock Delay on LOL Enable

Re	g Address	Bit Field	Туре	Name	Description
	0x0299	1	R/W	FASTLOCK_DLY_ONLOL_EN	Set by CBPro.

Table 16.106. 0x029D-0x029F Fastlock Delay on LOL

Reg Address	Bit Field	Туре	Name	Description
0x029D	7:0	R/W	FASTLOCK_DLY_ONLOL	Set by CBPro.
0x029E	15:8	R/W	FASTLOCK_DLY_ONLOL	
0x029F	19:16	R/W	FASTLOCK_DLY_ONLOL	

Table 16.107. 0x02A9 Fastlock Delay on Input Switch

Reg Address	Bit Field	Type	Name	Description
0x02A9	7:0	R/W	FASTLOCK_DLY_ONSW	20-bit value. Set by CBPro.
0x02AA	15:8	R/W	FASTLOCK_DLY_ONSW	
0x02AB	19:16	R/W	FASTLOCK_DLY_ONSW	

Table 16.108. 0x02B7 LOL Delay from LOS

Reg Addr	ess	Bit Field	Type	Name	Description
0x02B		3:2	R/W	LOL_NOSIG_TIME	Set by CBPro.

Table 16.109. 0x02B8

Reg Address	Bit Field	Type	Name	Description
0x02B8	1	R	LOL_LOS_REFCLK	Set by CBPro.

16.4 Page 3 Registers Si5344

Table 16.110. 0x0302-0x0307 N0 Numerator

Reg Address	Bit Field	Туре	Name	Description
0x0302	7:0	R/W	N0_NUM	44-bit Integer Number
0x0303	15:8	R/W	N0_NUM	The N0 value is N0_NUM/N0_DEN
0x0304	23:16	R/W	N0_NUM	
0x0305	31:24	R/W	N0_NUM	
0x0306	39:32	R/W	N0_NUM	
0x0307	43:40	R/W	N0_NUM	

The N dividers are interpolative dividers that are used as output dividers that feed into the R dividers. ClockBuilder Pro calculates the correct values for the N-dividers.

Table 16.111. 0x0308-0x030C N0 Denominator

Reg Address	Bit Field	Туре	Name	Description
0x0308	7:0	R/W	N0_DEN	32-bit Integer Number
0x0309	15:8	R/W	N0_DEN	The N0 value is N0_NUM/N0_DEN
0x030A	23:16	R/W	N0_DEN	
0x030B	31:24	R/W	N0_DEN	
0x030C	0	S	N0_UPDATE	Set this bit to update the N0 divider.

This bit is provided so that all of the N0 divider bits can be changed at the same time. First, write all of the new values to the divider; then, set the update bit.

Table 16.112. Registers that Follow the N0_NUM and N0_DEN Definitions

Register Address	Description	Size	Same as Address
0x030D-0x0312	N1 Numerator	44-bit Integer Number	0x0302-0x0307
0x0313-0x0316	N1 Denominator	32-bit Integer Number	0x0308-0x030B
0x0317	N1_UPDATE	one bit	0x030C
0x0318-0x031D	N2 Numerator	44-bit Integer Number	0x0302-0x0307
0x031E-0x0321	N2 Denominator	32-bit Integer Number	0x0308-0x030B
0x0322	N2_UPDATE	one bit	0x030C
0x0323-0x0328	N3 Numerator	44-bit Integer Number	0x0302-0x0307
0x0329-0x032C	N3 Denominator	32-bit Integer Number	0x0308-0x030B
0x032D	N3_UPDATE	one bit	0x030C

Table 16.113. 0x0338 Global N Divider Update

Reg Address	Bit Field	Type	Name	Description
0x0338	1	S	N_UPDATE_ALL	Set this bit to update all four N dividers.

This bit is provided so that all of the divider bits can be changed at the same time. First, write all of the new values to the divider, then set the update bit.

Note: If the intent is to write to the N_UPDATE_ALL to have all dividers update at the same time then make sure only N_UPDATE_ALL bit gets set.

Table 16.114. 0x0339 FINC/FDEC Masks

Reg Address	Bit Field	Туре	Name	Description
0x0339	4:0	R/W	N_FSTEP_MSK	0 to enable FINC/FDEC updates
				1 to disable FINC/FDEC updates

Bit 0 corresponds to MultiSynth N0 N_FSTEP_MSK 0x0339[0]

Bit 1 corresponds to MultiSynth N1 N_FSTEP_MSK 0x0339[1]

Bit 2 corresponds to MultiSynth N2 N_FSTEP_MSK 0x0339[2]

Bit 3 corresponds to MultiSynth N3 N_FSTEP_MSK 0x0339[3]

Bit 4 is reserved

Table 16.115. 0x033B-0x0340 N0 Frequency Step Word

Reg Address	Bit Field	Type	Name	Description
0x033B	7:0	R/W	N0_FSTEPW	44-bit Integer Number
0x033C	15:8	R/W	N0_FSTEPW	
0x033D	23:16	R/W	N0_FSTEPW	
0x033E	31:24	R/W	N0_FSTEPW	
0x033F	39:32	R/W	N0_FSTEPW	
0x0340	43:40	R/W	N0_FSTEPW	

This is a 44-bit integer value which is directly added or subtracted from the N-divider. When FINC or FDEC is set to a 1, ClockBuilder Pro calculates the correct values for the N0 Frequency Step Word. Each N divider has the ability to add or subtract up to a 44-bit value.

Table 16.116. Registers that Follow the N0_FSTEPW Definition

Register Address	Description	Size	Same as Address
0x0341-0x0346	N1 Frequency Step Word	44-bit Integer Number	0x033B-0x0340
0x0347-0x034C	N2 Frequency Step Word	44-bit Integer Number	0x033B-0x0340
0x034D-0x0352	N3 Frequency Step Word	44-bit Integer Number	0x033B-0x0340

16.5 Page 4 Registers Si5344

Table 16.117. 0x0487 Zero Delay Mode Setup

Reg Address	Bit Field	Туре	Name	Description
0x0487	0	R/W	ZDM_EN	0 to disable ZD mode
				1 to enable ZD mode
0x0487	2:1	R/W	ZDM_IN_SEL	Clock input select when in ZD mode.
				0 for IN0, 1 for IN1,2 for IN2,
				3 reserved
				Note: In ZD mode the feedback clock comes into IN3
0x0487	4	R/W	ZDM_AUTOSW_EN	Set by CBPro.

This register is used for enabling the zero delay mode (ZDM) and selecting the source. The phase difference between the output, which is connected to the selected input below will be nulled to zero. When in zero delay mode, the DSPLL cannot have either hitless or automatic switching. In addition, the frequency of the clock selected by ZDM_IN_SEL must either be the same or have a simple integer relationship to the clock at the FB_IN pins. Pin controlled clock selection is available in ZD mode (see register 0x052A).

16.6 Page 5 Registers Si5344

Table 16.118. 0x0507 Active Input

Reg Address	Bit Field	Туре	Name	Description
0x0507	7:6	R	IN_ACTV	Currently selected DSPLL input clock.
				0: IN0
				1: IN1
				2: IN2
				3: IN3

Table 16.119. 0x0508-0x050D Loop Bandwidth

Reg Address	Bit Field	Type	Name	Description
0x0508	5:0	R/W	BW0_PLL	PLL bandwidth parameter
0x0509	5:0	R/W	BW1_PLL	PLL bandwidth parameter
0x050A	5:0	R/W	BW2_PLL	PLL bandwidth parameter
0x050B	5:0	R/W	BW3_PLL	PLL bandwidth parameter
0x050C	5:0	R/W	BW4_PLL	PLL bandwidth parameter
0x050D	5:0	R/W	BW5_PLL	PLL bandwidth parameter

This group of registers determine the loop bandwidth for the DSPLL. It is selectable as 0.1 Hz, 1 Hz, 4 Hz, 10 Hz, 40 Hz, 100 Hz, 400 Hz, 1 kHz, and 4 kHz. The loop BW values are calculated by ClockBuilder Pro and are written into these registers. The BW_UPDATE_PLL bit (reg 0x0514[0]) must be set to cause the BWx_PLL parameters to take effect.

Table 16.120. 0x050E-0x0514 Fast Lock Loop Bandwidth

Reg Address	Bit Field	Туре	Name	Description
0x050E	5:0	R/W	FAST- LOCK_BW0_PLL	PLL fast bandwidth parameter
0x050F	5:0	R/W	FAST- LOCK_BW1_PLL	PLL fast bandwidth parameter
0x0510	5:0	R/W	FAST- LOCK_BW2_PLL	PLL fast bandwidth parameter
0x0511	5:0	R/W	FAST- LOCK_BW3_PLL	PLL fast bandwidth parameter
0x0512	5:0	R/W	FAST- LOCK_BW4_PLL	PLL fast bandwidth parameter
0x0513	5:0	R/W	FAST- LOCK_BW5_PLL	PLL fast bandwidth parameter
0x0514	0	S	BW_UPDATE_PLL	Must be set to 1 to update the BWx_PLL and FAST_BWx_PLL parameters

The fast lock loop BW values are calculated by ClockBuilder Pro and used when fast lock is enabled.

Table 16.121. 0x0515-0x051B M Divider Numerator, 56-bits

Reg Address	Bit Field	Type	Name	Description
0x0515	7:0	R/W	M_NUM	56-bit Number
0x0516	15:8	R/W	M_NUM	
0x0517	23:16	R/W	M_NUM	
0x0518	31:24	R/W	M_NUM	
0x0519	39:32	R/W	M_NUM	
0x051A	47:40	R/W	M_NUM	
0x051B	55:48	R/W	M_NUM	

Table 16.122. 0x051C-0x051F M Divider Denominator, 32-bits

Reg Address	Bit Field	Type	Name	Description
0x051C	7:0	R/W	M_DEN	32-bit Number
0x051E	15:8	R/W	M_DEN	
0x051E	23:16	R/W	M_DEN	
0x051F	31:24	R/W	M_DEN	

The loop M divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers.

Table 16.123. 0x0520 M Divider Update Bit

Reg Address	Bit Field	Type	Name	Description
0x0520	0	S	M_UPDATE	Set this bit to update the M divider.

Table 16.124. 0x0521 DSPLL B M Divider Fractional Enable

Reg Address	Bit Field	Туре	Setting Name	Description
0x0521	3:0	R/W	M_FRAC_MODE	M feedback divider fractional mode.
				Must be set to 0xB for proper operation.
0x0521	4	R/W	M_FRAC_EN	M feedback divider fractional enable.
				0: Integer-only division
				1: Fractional (or integer) division - Required for DCO operation.
0x0521	5	R/W	Reserved	Must be set to 1 for DSPLL B

Table 16.125. 0x052A Input Clock Select

Reg Address	Bit Field	Туре	Name	Description
0x052A	0	R/W	IN_SEL_REGCTRL	0 for pin controlled clock selection
				1 for register controlled clock selection

Reg Address	Bit Field	Type	Name	Description
0x052A	2:1	R/W	IN_SEL	0 for IN0, 1 for IN1,
				2 for IN2, 3 for IN3 (or FB_IN)

Input clock selection for manual register based and pin controlled clock selection. Note: when ZDM_EN (0x0487, bit 0) and IN_SEL_REGCTRL are both high, IN_SEL does not do anything.

Table 16.126. 0x052B Fast Lock Control

Reg Address	Bit Field	Туре	Name	Description	
0x052B	0	R/W	FASTLOCK_AUTO_EN	Applies only when FASTLOCK_MAN = 0 (see below):	
				0 to disable auto fast lock when the DSPLL is our of lock	
			1 to enable auto fast lock		
0x052B	1	R/W	FASTLOCK_MAN	0 for normal operation (see above)	
				1 to force fast lock	

When in fast lock, the fast lock loop BW can be automatically used.

Table 16.127. 0x052C Holdover Exit Control

Reg Address	Bit Field	Туре	Setting Name	Description
0x052C	0	R/W	HOLD_EN	Holdover enable
				0: Holdover Disabled
				1: Holdover Enabled (default)
0x052C	3	R/W	HOLD_RAMP_BYP	HOLD_RAMP_BYP
0x052C	4	R/W	HOLDEXIT_BW_SEL1	Holdover Exit Bandwidth select. Selects the exit bandwidth from Holdover when ramped exit is disabled (HOLD_RAMP_BYP = 1). 0: Exit Holdover using Holdover Exit or Fastlock bandwidths (default). See HOLDEXIT_BW_SEL0
				(0x059B[6]) for additional information. 1: Exit Holdover using the Normal loop bandwidth
0x052C	7:5	R/W	RAMP_STEP_INTERVAL	Time Interval of the frequency ramp steps when ramping between inputs or when exiting holdover. Calculated by CBPro based on selection.

Table 16.128. 0x052D

Reg Address	Bit Field	Туре	Setting Name	Description
0x052D	1	R/W	HOLD_RAMPBYP_NOHIST	Set by CBPro.

Table 16.129. 0x052E Holdover History Average Length

Reg Address	Bit Field	Type	Name	Description
0x052E	4:0	R/W	HOLD_HIST_LEN	5-bit value

The holdover logic averages the input frequency over a period of time whose duration is determined by the history average length. The average frequency is then used as the holdover frequency.

time (s) = $((2^{LEN}) - 1) \times 268 \text{ ns}$

Table 16.130. 0x052F Holdover History Delay

Reg Address	Bit Field	Type	Name	Description
0x052F	4:0	R/W	HOLD_HIST_DELAY	5- bit value

The most recent input frequency perturbations can be ignored during entry into holdover. The holdover logic pushes back into the past, above the averaging window. The amount that the average window is delayed is the holdover history delay.

time(s) = (2^{DELAY}) x 268 ns

Table 16.131. 0x0531

Reg Address	Bit Field	Туре	Setting Name	Description
0x0531	4:0	R/W	HOLD_REF_COUNT_FRC	5- bit value

Table 16.132. 0x0532-0x0534

Reg Address	Bit Field	Туре	Setting Name	Description
0x0532	7:0	R/W	HOLD_15M_CYC_COUNT	Value calculated by CBPro
0x0533	15:8	R/W	HOLD_15M_CYC_COUNT	
0x0534	23:16	R/W	HOLD_15M_CYC_COUNT	

Table 16.133. 0x0535 Force Holdover

Reg Address	Bit Field	Туре	Name	Description
0x0535	0	R/W	FORCE_HOLD	0 for normal operation
				1 for force holdover

Table 16.134. 0x0536 Input Clock Switching Control

Reg Address	Bit Field	Type	Name	Description
0x0536	1:0	R/W	CLK_SWTCH_MODE	0 = manual
				1 = automatic/non-revertive
				2 = automatic/revertive
				3 = reserved
0x0536	2	R/W	HSW_EN	0 glitchless switching mode (phase buildout turned off)
				1 hitless switching mode (phase buildout turned on) Note that hitless switching is not available in zero delay mode.

Table 16.135. 0x0537 Input Alarm Masks

Reg Address	Bit Field	Туре	Name	Description
0x0537	3:0	R/W	IN_LOS_MSK	For each clock input LOS alarm:
				0 to use LOS in the clock selection logic
				1 to mask LOS from the clock selection logic
0x0537	7:4	R/W	IN_OOF_MSK	For each clock input OOF alarm:
				0 to use OOF in the clock selection logic
				1 to mask OOF from the clock selection logic

This register is for the input clock switch alarm masks. For each of the four clock inputs, the OOF and/or the LOS alarms can be used for the clock selection logic or they can be masked from it. Note that the clock selection logic can affect entry into holdover.

Table 16.136. 0x0538 Clock Inputs 0 and 1 Priority

Reg Address	Bit Field	Туре	Name	Description
0x0538	2:0	R/W	IN0_PRIORITY	The priority for clock input 0 is:
				0 No Priority
				1 for priority 1
				2 for priority 2
				3 for priority 3
				4 for priority 4
				5 to 7 are reserved
0x0538	6:4	R/W	IN1_PRIORITY	The priority for clock input 1 is:
				0 No Priority
				1 for priority 1
				2 for priority 2
				3 for priority 3
				4 for priority 4
				5 to 7 are reserved

This register is used to assign a priority to an input clock for automatic clock input switching. The available clock with the lowest priority level will be selected. When input clocks are assigned the same priority, they will use the following default priority list: 0, 1, 2, 3.

Table 16.137. 0x0539 Clock Inputs 2 and 3 Priority

Reg Address	Bit Field	Туре	Name	Description
0x0539	2:0	R/W	IN2_PRIORITY	The priority for clock input 2 is:
				0 No Priority
				1 for priority 1
				2 for priority 2
				3 for priority 3
				4 for priority 4
				5 to 7 are reserved
0x0539	6:4	R/W	IN3_PRIORITY	The priority for clock input 3 is:
				0 No Priority
				1 for priority 1
				2 for priority 2
				3 for priority 3
				4 for priority 4
				5 to 7 are reserved

This register is used to assign a priority to an input clock for automatic clock input switching. The available clock with the lowest priority level will be selected. When input clocks are assigned the same priority, they will use the following priority list: 0, 1, 2, 3.

Table 16.138. 0x053A Hitless Switching Mode

Reg Address	Bit Field	Туре	Setting Name	Description
0x053A	1:0	R/W	HSW_MODE	2: Default setting, do not modify
				0, 1, 3: Reserved
0x053A	3:2	R/W	HSW_PHMEAS_CTRL	0: Default setting, do not modify
				1, 2, 3: Reserved

Table 16.139. 0x053B-0x053C Hitless Switching Phase Threshold

Reg Address	Bit Field	Туре	Name	Description
0x053B	7:0	R/W	HSW_PHMEAS_THR	10-bit value. Set by CBPro.
0x053C	9:8	R/W	HSW_PHMEAS_THR	

Table 16.140. 0x053D

Reg Address	Bit Field	Туре	Name	Description
0x053D	4:0	R/W	HSW_COARSE_PM_LEN	Set by CBPro.

Table 16.141. 0x053E

Reg Address	Bit Field	Туре	Name	Description
0x053E	4:0	R/W	HSW_COARSE_PM_DLY	Set by CBPro.

Table 16.142. 0x053F

Reg Address	Bit Field	Туре	Name	Description
0x053F	1	R	HOLD_HIST_VALID	1 = there is enough historical frequency data collected for valid holdover.
0x053F	2	R	FASTLOCK_STATUS	1 = PLL is in Fast Lock operation

Table 16.143. 0x0540 Reserved

Reg Address	Bit Field	Туре	Name	Description
0x0540	7:0	R/W	RESERVED	This register is used when making certain changes to the device. See 4.2 Dynamic PLL Changes for more information.

This register is used when making certain changes to the device. See 4.2 Dynamic PLL Changes for more information.

Table 16.144. 0x0588 Hitless Switching Length

Reg Address	Bit Field	Туре	Setting Name	Description
0x0588	3:0	R/W	HSW_FINE_PM_LEN	Set by CBPro.

Table 16.145. 0x0589-0x058A PFD Enable Delay

Reg Address	Bit Field	Туре	Setting Name	Description
0x0589	7:0	R/W	PFD_EN_DELAY	Set by CBPro.
0x058A	12:8	R/W	PFD_EN_DELAY	

Table 16.146. 0x059B Holdover Exit

Reg Address	Bit Field	Туре	Setting Name	Description
0x059B	1	R/W	INIT_LP_CLOSE_HO	1: ramp on initial lock
				0: no ramp on initial lock
0x059B	4	R/W	HOLD_PRESERVE_HIST	Set by CBPro.
0x059B	5	R/W	HOLD_FRZ_WITH_INTONLY	Set by CBPro.
0x059B	6	R/W	HOLDEXIT_BW_SEL0	Set by CBPro. See HOLDEXIT_BW_SEL1.
0x059B	7	R/W	HOLD_EXIT_STD_BO	Set by CBPro.

When a DSPLL is initialized without a valid input clock, it will go into Free Run. If INIT_LP_CLOSE_HO = 1, when a valid clock first becomes available, the output frequency will ramp from its Free Run frequency to its new, locked frequency. If INIT_LP_CLOSE_HO = 0, the loop will simply close to the new frequency, which might cause an output phase transient. INIT_LP_CLOSE_HO = 0 is provided for backwards compatibility.

Table 16.147. 0x059D Holdover Exit BW

F	Reg Address	Bit Field	Туре	Setting Name	Description
	0x059D	5:0	R/W	HOLDEXIT_BW0	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 16.148. 0x059E Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x059E	5:0	R/W	_	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 16.149. 0x059F Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x059F	5:0	R/W	HOLDEXIT_BW2	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 16.150. 0x05A0 Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x05A0	5:0	R/W	HOLDEXIT_BW3	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 16.151. 0x05A1 Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x05A1	5:0	R/W	HOLDEXIT_BW4	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 16.152. 0x059A2 Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x05A2	5:0	R/W	HOLDEXIT_BW5	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 16.153. 0x05A6 Hitless Switching Control

Reg Address	Bit Field	Туре	Setting Name	Description
0x05A6	2:0	R/W	RAMP_STEP_SIZE	Size of the frequency ramp steps when ramping between inputs or when exiting holdover. Calculated by CBPro based on selection.

Reg Address	Bit Field	Туре	Setting Name	Description
0x05A6	3	R/W	RAMP_SWITCH_EN	Ramp Switching Enable
				0: Disable Ramp Switching
				1: Enable Ramp Switching (default)

16.7 Page 9 Registers Si5344

Table 16.154. 0x090E XAXB Configuration

Reg Address	Bit Field	Туре	Name	Description
0x090E	0	R/W	XAXB_EXTCLK_EN	0 to use a crystal at the XAXB pins
				1 to use an external clock source at the XAXB pins

Table 16.155. 0x0943 Control I/O Voltage Select

Reg Address	Bit Field	Туре	Name	Description
0x0943	0	R/W	IO_VDD_SEL	0 for 1.8 V external connections
				1 for 3.3 V external connections

The IO_VDD_SEL configuration bit selects the option of operating the serial interface, and other control/status IO which are not controlled by VDDS via either the VDD or VDDA pins. These pins are always 3.3 V tolerant even when the device's VDD pin is supplied from a 1.8 V source. When the I 2 C or SPI host is operating at 3.3 V and the Si5345/44/42 at VDD = 1.8 V, the host must write the IO_VDD_SEL configuration bit to the VDDA option. This will ensure that both the host and the serial interface are operating at the optimum voltage thresholds. The pins that are controlled by the IO_VDD_SEL bit are I2C_SEL, IN_SEL, RSTb, OEb, A1, SCLK, A0/CSb, SDA/SDIO, INTRb, SDO.

Table 16.156. 0x0949 Clock Input Control and Configuration

Reg Address	Bit Field	Туре	Name	Description
0x0949	3:0	R/W	IN_EN	0: Disable and Powerdown Input Buffer.
				1: Enable Input Buffer for IN3–IN0.
0x0949	7:4	R/W	IN_PULSED_CMOS_EN	0: Standard Input Format.
				1: Pulsed CMOS Input Format for IN3–IN0. See 5. Clock Inputs for more information.

When a clock input is disabled, it is powered down.

Input 0 corresponds to IN_SEL 0x0949 [0], IN_PULSED_CMOS_EN 0x0949 [4]

Input 1 corresponds to IN_SEL 0x0949 [1], IN_PULSED_CMOS_EN 0x0949 [5]

Input 2 corresponds to IN_SEL 0x0949 [2], IN_PULSED_CMOS_EN 0x0949 [6]

Input 3 corresponds to IN SEL 0x0949 [3], IN PULSED CMOS EN 0x0949 [7]

Table 16.157. 0x094A Input Clock Enable to DSPLL

Reg Address	Bit Field	Туре	Setting Name	Description
0x094A	3:0	R/W	INX_TO_PFD_EN	Value calculated in CBPro

Table 16.158. 0x094E-0x094F Input Clock Buffer Hysteresis

Reg Address	Bit Field	Туре	Setting Name	Description
0x094E	7:0	R/W	REFCLK_HYS_SEL	Value calculated in CBPro
0x094F	11:8	R/W	REFCLK_HYS_SEL	

Table 16.159. 0x095E MXAXB Fractional Mode

Reg Address	Bit Field	Туре	Setting Name	Description
0x095E	0	R/W	MXAXB_INTE- GER	Set by CBPro.

16.8 Page A Registers Si5344

Table 16.160. 0x0A02 Output Multisynth Integer Divide Mode

Reg Address	Bit Field	Type	Name	Description
0x0A02	4:0	R/W	N_ADD_0P5	Value calculated in CBPro

Table 16.161. 0x0A03 Output Multisynth Clock to Output Driver

Reg Address	Bit Field	Туре	Name	Description
0x0A03	4:0	R/W	N_CLK_TO_OUTX_EN	Routes Multisynth outputs to output driver muxes.

Table 16.162. 0x0A04 Output Multisynth Integer Divide Mode

Reg Address	Bit Field	Туре	Name	Description
0x0A04	4:0	R/W	N_PIBYP	Output Multisynth integer divide mode. Bit 0 for ID0, Bit 1 for ID1, etc.
				0: Nx divider is fractional.
				1: Nx divider is integer.

A soft reset reg 0x001C [0] should be asserted after changing any of these bits. If it is expected that any of the N dividers will be changing from integer to fractional, it is recommended that the corresponding bits be initialized to 0 so that when the change from integer to fractional occurs there will be no need for a soft reset. For this reason, the DCO (digitally controlled oscillator) and FOTF (frequency on the fly) applications should have zeros for these bits. See "AN858: DCO Applications with the Si5345/44/42" for more information.

Table 16.163. 0x0A05 Output Multisynth Divider Power Down

Reg Address	Bit Field	Туре	Name	Description
0x0A05	4:0	R/W	N_PDNB	Powers down the N dividers.
				Set to 0 to power down unused N dividers.
				Must set to 1 for all active N dividers.
				See also related registers 0x0A03 and 0x0B4A.

Table 16.164. 0x0A14-0x0A26 Nx_HIGH_FREQ

Reg Address	Bit Field	Туре	Name	Description
0x0A14	3	R/W	N0_HIGH_FREQ	Set by CBPro.
0x0A1A	3	R/W	N1_HIGH_FREQ	Set by CBPro.
0x0A20	3	R/W	N2_HIGH_FREQ	Set by CBPro.
0x0A26	3	R/W	N3_HIGH_FREQ	Set by CBPro.

16.9 Page B Registers Si5344

Table 16.165. 0x0B24

Reg Address	Bit Field	Туре	Name	Description
0x0B24	7:0	R/W	RERSERVED	Reserved
				This register is used when making certain changes to the device. See 4.2 Dynamic PLL Changes for more information.

Table 16.166. 0x0B25

Reg Address	Bit Field	Туре	Name	Description
0x0B25	7:0	R/W	RERSERVED	Reserved
				This register is used when making certain changes to the device. See 4.2 Dynamic PLL Changes for more information.

Table 16.167. 0x0B44 Output Multisynth Clock to Output Driver

Reg Address	Bit Field	Туре	Name	Description
0x0B44	3:0	R/W	PDIV_FRACN_CLK_DIS	Disable digital clocks to input P (IN0–3) fractional dividers.
0x0B44	5	R/W	FRACN_CLK_DIS_PLL	Disable digital clock to M fractional divider.

Table 16.168. 0x0B46

Reg Address	Bit Field	Туре	Name	Description
0x0B46	3:0	R/W	LOS_CLK_DIS	Set to 0 for normal operation.

Table 16.169. 0x0B47

Reg Address	Bit Field	Туре	Name	Description
0x0B47	4:0	R/W	OOF_CLK_DIS	Set to 0 for normal operation.

Table 16.170. 0x0B48 OOF Divider Clock Disables

Reg Address	Bit Field	Туре	Name	Description
0x0B48	4:0	R/W	OOF_DIV_CLK_DIS	Set to 0 for normal operation
				Digital OOF divider clock user disable. Bits 3:0 are for IN3,2,1,0, Bit 4 is for OOF for the XAXB input.

Table 16.171. 0x0B4A Divider Clock Disables

Reg Address	Bit Field	Туре	Name	Description
0x0B4A	4:0	R/W	N_CLK_DIS	Disable digital clocks to N dividers. Must be set to 0 to use each N divider. See also related registers 0x0A03 and 0x0A05.

Table 16.172. 0x0B57-0x0B58 VCO Calcode

Reg Address	Bit Field	Туре	Name	Description
0x0B57	7:0	R/W	VCO_RESET_CALCODE	12-bit value. Controls the VCO frequency when a reset
0x0B58	11:8	R/W	VCO_RESET_CALCODE	occurs.

17. Si5342 Register Definitions

17.1 Page 0 Registers Si5342

Table 17.1. 0x0001 Page

Reg Address	Bit Field	Туре	Name	Description
0x0001	7:0	R/W	PAGE	Selects one of 256 possible pages.

There is the "Page Register" which is located at address 0x01 on every page. When read, it will indicate the current page. When written, it will change the page to the value entered. There is a page register at address 0x0001, 0x0101, 0x0201, 0x0301, ... etc.

Table 17.2. 0x0002-0x0003 Base Part Number

Reg Address	Bit Field	Туре	Name	Value	Description
0x0002	7:0	R	PN_BASE	0x42	Four-digit "base" part number, one nibble per digit
0x0003	15:8	R	PN_BASE	0x53	Example: Si5342A-D-GM. The base part number (OPN) is 5342, which is stored in this register.

Table 17.3. 0x0004 Device Grade

Reg Address	Bit Field	Туре	Name	Description
0x0004	7:0	R	GRADE	One ASCII character indicating the device speed/synthesis mode
				0 = A
				1 = B
				2 = C
				3 = D

Refer to the device data sheet Ordering Guide section for more information about device grades.

Table 17.4. 0x0005 Device Revision

Reg Address	Bit Field	Type	Name	Description
0x0005	7:0	R	DEVICE_REV	One ASCII character indicating the device revision level.
				0 = A; 1 = B, etc.
				Example Si5342C-D12345-GM, the device revision is "D" and stored as 3.

Table 17.5. 0x0006-0x0008 TOOL_VERSION

Reg Address	Bit Field	Туре	Name	Description
0x0006	3:0	R/W	TOOL_VERSION[3:0]	Special
0x0006	7:4	R/W	TOOL_VERSION[7:4]	Revision
0x0007	7:0	R/W	TOOL_VERSION[15:8]	Minor[7:0]
0x0008	0	R/W	TOOL_VERSION[15:8]	Minor[8]

Reg Address	Bit Field	Туре	Name	Description
0x0008	4:1	R/W	TOOL_VERSION[16]	Major
0x0008	7:5	R/W	TOOL_VERSION[13:17]	Tool. 0 for ClockBuilder Pro

The software tool version that created the register values that are downloaded at power up is represented by TOOL_VERSION.

Table 17.6. 0x0009 Temperature Grade

Reg Address	Bit Field	Туре	Name	Description
0x0009	7:0	R/W	TEMP_GRADE	Device temperature grading
				0 = Industrial (–40° C to 85° C) ambient conditions

Table 17.7. 0x000A Package ID

Reg Address	Bit Field	Туре	Name	Description
0x000A	7:0	R/W	PKG_ID	Package ID
				1 = 7 x 7 mm 44 QFN

Part numbers are of the form:

Si<Part Num Base><Grade>-<Device Revision><OPN ID>-<Temp Grade><Package ID>

Examples:

Si5342C-D12345-GM.

Applies to a "base" or "blank" OPN (Ordering Part Number) device. These devices are factory pre-programmed with the frequency plan and all other operating characteristics defined by the user's ClockBuilder Pro project file.

Si5342C-D-GM.

Applies to a "base" or "non-custom" OPN device. Base devices are factory pre-programmed to a specific base part type (e.g., Si5342 but exclude any user-defined frequency plan or other user-defined operating characteristics selected in ClockBuilder Pro.

Table 17.8. 0x000B I²C Address

Reg Address	Bit Field	Type	Setting Name	Description
0x000B	6:0	R/W	I2C_ADDR	The upper 5 bits of the 7 bit I ² C address.
				The lower 2 bits are controlled by the A1 and A0 pins. Note: This register is not bank burnable.

Table 17.9. 0x000C Internal Status Bits

Reg Address	Bit Field	Туре	Name	Description
0x000C	0	R	SYSINCAL	1 if the device is calibrating.
0x000C	1	R	LOSXAXB	1 if there is no signal at the XAXB pins.
0x000C	3	R	XAXB_ERR	1 if there is a problem locking to the XAXB input signal.
0x000C	5	R	SMBUS_TIMEOUT	1 if there is an SMBus timeout error.

Bit 1 is the LOS status monitor for the XTAL or REFCLK at the XA/XB pins.

Table 17.10. 0x000D Out-of-Frequency (OOF) and Loss-of Signal (LOS) Alarms

Reg Address	Bit Field	Туре	Name	Description
0x000D	3:0	R	LOS	1 if the clock input is currently LOS
0x000D	7:4	R	OOF	1 if the clock input is currently OOF

Note that each bit corresponds to the input. The LOS and OOF bits are not sticky.

Input 0 (IN0) corresponds to LOS 0x000D [0], OOF 0x000D [4]

Input 1 (IN1) corresponds to LOS 0x000D [1], OOF 0x000D [5]

Input 2 (IN2) corresponds to LOS 0x000D [2], OOF 0x000D [6]

Input 3 (IN3) corresponds to LOS 0x000D [3], OOF 0x000D [7]

Table 17.11. 0x000E Holdover and LOL Status

Reg Address	Bit Field	Туре	Name	Description
0x000E	1	R	LOL	1 if the DSPLL is out of lock
0x000E	5	R	HOLD	1 if the DSPLL is in holdover (or free run)

These status bits indicate if the DSPLL is in holdover and if it is in Loss of Lock. These bits are not sticky.

Table 17.12. 0x000F Calibration Status

Reg Address	Bit Field	Туре	Name	Description
0x000F	5	R	CAL_PLL	1 if the DSPLL internal calibration is busy

This status bit indicates if a DSPLL is currently busy with calibration. This bit is not sticky.

Table 17.13. 0x0011 Internal Error Flags

Reg Address	Bit Field	Туре	Name	Description
0x0011	0	R/W	SYSINCAL_FLG	Sticky version of SYSINCAL. Write a 0 to this bit to clear.
0x0011	1	R/W	LOSXAXB_FLG	Sticky version of LOSXAXB. Write a 0 to this bit to clear.
0x0011	3	R/W	XAXB_ERR_FLG	Sticky version of XAXB_ERR.Write a 0 to this bit to clear.
0x0011	5	R/W	SMBUS_TIMEOUT_FLG	Sticky version of SMBUS_TIMEOUT. Write a 0 to this bit to clear.

If any of these six bits are high, there is an internal fault. Please contact Skyworks. These are sticky flag bits. They are cleared by writing zero to the bit that has been set.

Table 17.14. 0x0012 Sticky OOF and LOS Flags

Reg Address	Bit Field	Туре	Name	Description
0x0012	3:0	R/W	LOS_FLG	1 if the clock input is LOS for the given input
0x0012	7:4	R/W	OOF_FLG	1 if the clock input is OOF for the given input

These are the sticky flag versions of register 0x000D. These bits are cleared by writing 0 to the bits that have been set.

Input 0 (IN0) corresponds to LOS FLG 0x0012 [0], OOF FLG 0x0012 [4]

Input 1 (IN1) corresponds to LOS FLG 0x0012 [1], OOF FLG 0x0012 [5]

Input 2 (IN2) corresponds to LOS_FLG 0x0012 [2], OOF_FLG 0x0012 [6]

Input 3 (IN3) corresponds to LOS_FLG 0x0012 [3], OOF_FLG 0x0012 [7]

Table 17.15. 0x0013 Sticky Holdover and LOL Flags

Reg Address	Bit Field	Туре	Name	Description
0x0013	1	R/W	LOL_FLG	1 if the DSPLL was unlocked
0x0013	5	R/W	HOLD_FLG	1 if the DSPLL was in holdover or free run

These are the sticky flag versions of register 0x000E. These bits are cleared by writing 0 to the bits that have been set.

Table 17.16. 0x0014 Sticky INCAL Flag

Reg Address	Bit Field	Type	Name	Description
0x0014	5	R/W	CAL_FLG_PLL	1 if the internal calibration was busy

This bit is the sticky flag version of 0x000F. This bit is cleared by writing 0 to bit 5.

Table 17.17. 0x0016

Reg Address	Bit Field	Туре	Name	Description
0x0016	1	R/W	LOL_ON_HOLD	Set by CBPro.

Table 17.18. 0x0017 Status Flag Masks

Reg Address	Bit Field	Туре	Name	Description
0x0017	0	R/W	SYSINCAL_INTR_MSK	1 to mask SYSINCAL_FLG from causing an interrupt
0x0017	1	R/W	LOSXAXB_INTR_MSK	1 to mask the LOSXAXB_FLG from causing an interrupt
0x0017	5	R/W	SMB_TMOUT_INTR_MSK	1 to mask SMBUS_TIMEOUT_FLG from the interrupt
0x0017	6	R/W	RESERVED	Factory set to 1 to mask reserved bit from causing an interrupt. Do not clear this bit.
0x0017	7	R/W	RESERVED	Factory set to 1 to mask reserved bit from causing an interrupt. Do not clear this bit.

These are the interrupt mask bits for the fault flags in register 0x0011. If a mask bit is set, the alarm will be blocked from causing an interrupt.

Note: Bit 1 corresponds to XAXB LOS from asserting the interrupt (INTR) pin.

Table 17.19. 0x0018 OOF and LOS Masks

Reg Address	Bit Field	Туре	Name	Description
0x0018	3:0	R/W	LOS_INTR_MSK	1 to mask the clock input LOS flag

Reg Address	Bit Field	Туре	Name	Description
0x0018	7:4	R/W	OOF_INTR_MSK	1 to mask the clock input OOF flag

These are the interrupt mask bits for the OOF and LOS flags in register 0x0012.

Input 0 (IN0) corresponds to LOS_INTR_MSK 0x0018 [0], OOF_INTR_MSK 0x0018 [4]

Input 1 (IN1) corresponds to LOS_INTR_MSK 0x0018 [1], OOF_INTR_MSK 0x0018 [5]

Input 2 (IN2) corresponds to LOS_INTR_MSK 0x0018 [2], OOF_INTR_MSK 0x0018 [6]

Input 3 (IN3) corresponds to LOS_INTR_MSK 0x0018 [3], OOF_INTR_MSK 0x0018 [7]

Table 17.20. 0x0019 Holdover and LOL Masks

Reg Address	Bit Field	Туре	Name	Description
0x0019	1	R/W	LOL_INTR_MSK	1 to mask the clock input LOL flag
0x0019	5	R/W	HOLD_INTR_MSK	1 to mask the holdover flag

These are the interrupt mask bits for the LOL and HOLD flags in register 0x0013. If a mask bit is set the alarm will be blocked from causing an interrupt.

Table 17.21. 0x001A INCAL Mask

Reg Address	Bit Field	Туре	Name	Description
0x001A	5	R/W	CAL_INTR_MSK	1 to mask the DSPLL internal calibration busy flag

The interrupt mask for this bit flag bit corresponds to register 0x0014.

Table 17.22. 0x001C Soft Reset and Calibration

Reg Address	Bit Field	Туре	Name	Description
0x001C	0	S	SOFT_RST_ALL	1 Initialize and calibrates the entire device
				0 No effect
0x001C	2	S	SOFT_RST	1 Initialize outer loop
				0 No effect

These bits are of type "S", which is self-clearing.

Table 17.23. 0x001D FINC, FDEC

Reg Address	Bit Field	Туре	Name	Description
0x001D	0	S	FINC	1 a rising edge will cause the selected MultiSynth to increment the output frequency by the Nx_FSTEPW parameter. See registers 0x0339-0x0353 0 No effect
0x001D	1	S	FDEC	1 a rising edge will cause the selected MultiSynth to decrement the output frequency by the Nx_FSTEPW parameter. See registers 0x0339-0x03530 No effect

Figure 17.1 FINC, FDEC Logic Diagram on page 173 shows the logic for the FINC, FDEC bits.




Figure 17.1. FINC, FDEC Logic Diagram

Table 17.24. 0x001E Power Down and Hard Reset

Reg Address	Bit Field	Туре	Name	Description
0x001E	0	R/W	PDN	1 to put the device into low power mode
0x001E	1	R/W	HARD_RST	1 causes hard reset. The same as power up except that the serial port access is not held at reset. 0 No reset
0x001E	2	S	SYNC	1 to reset all output R dividers to the same state.

Table 17.25. 0x002B SPI 3 vs 4 Wire

Reg Address	Bit Field	Туре	Name	Description
0x002B	3	R/W	SPI_3WIRE	0 for 4-wire SPI, 1 for 3-wire SPI
0x002B	5	R/W	AUTO_NDIV_UPDATE	Set by CBPro.

Table 17.26. 0x002C LOS Enable

Reg Address	Bit Field	Туре	Name	Description
0x002C	3:0	R/W	LOS_EN	1 to enable LOS for a clock input;
				0 for disable
0x002C	4	R/W	LOSXAXB_DIS	Enable LOS detection on the XAXB inputs.
				0: Enable LOS Detection (default)
				1: Disable LOS Detection

Input 0 (IN0): LOS_EN[0]

Input 1 (IN1): LOS_EN[1]

Input 2 (IN2): LOS_EN[2]

Input 3 (IN3): LOS_EN[3]

Table 17.27. 0x002D Loss of Signal Requalification Value

Reg Address	Bit Field	Туре	Name	Description
0x002D	1:0	R/W	LOS0_VAL_TIME	Clock Input 0
				0 for 2 msec
				1 for 100 msec
				2 for 200 msec
				3 for one second
0x002D	3:2	R/W	LOS1_VAL_TIME	Clock Input 1, same as above
0x002D	5:4	R/W	LOS2_VAL_TIME	Clock Input 2, same as above
0x002D	7:6	R/W	LOS3_VAL_TIME	Clock Input 3, same as above

When an input clock disappears (and therefore has an active LOS alarm), if the clock returns, there is a period of time that the clock must be within the acceptable range before the alarm is removed. This is the LOS_VAL_TIME.

Table 17.28. 0x002E-0x002F LOS0 Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x002E	7:0	R/W	LOS0_TRG_THR	16-bit Threshold Value
0x002F	15:8	R/W	LOS0_TRG_THR	

ClockBuilder Pro calculates the correct LOS register threshold trigger value for Input 0, given a particular frequency plan.

Table 17.29. 0x0030-0x0031 LOS1 Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0030	7:0	R/W	LOS1_TRG_THR	16-bit Threshold Value
0x0031	15:8	R/W	LOS1 _TRG_THR	

ClockBuilder Pro calculates the correct LOS register threshold trigger value for Input 1, given a particular frequency plan.

Table 17.30. 0x0032-0x0033 LOS2 Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0032	7:0	R/W	LOS2_TRG_THR	16-bit Threshold Value
0x0033	15:8	R/W	LOS2_TRG_THR	

ClockBuilder Pro calculates the correct LOS register threshold trigger value for Input 2, given a particular frequency plan.

Table 17.31. 0x0034-0x0035 LOS3 Trigger Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0034	7:0	R/W	LOS3_TRG_THR	16-bit Threshold Value
0x0035	15:8	R/W	LOS3_TRG_THR	

ClockBuilder Pro calculates the correct LOS register threshold trigger value for Input 3, given a particular frequency plan.

Table 17.32. 0x0036-0x0037 LOS0 Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0036	7:0	R/W	LOS0_CLR_THR	16-bit Threshold Value
0x0037	15:8	R/W	LOS0_CLR_THR	

ClockBuilder Pro calculates the correct LOS register clear threshold value for Input 0, given a particular frequency plan.

Table 17.33. 0x0038-0x0039 LOS1 Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0038	7:0	R/W	LOS1_CLR_THR	16-bit Threshold Value
0x0039	15:8	R/W	LOS1_CLR_THR	

ClockBuilder Pro calculates the correct LOS register clear threshold value for Input 1, given a particular frequency plan.

Table 17.34. 0x003A-0x003B LOS2 Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x003A	7:0	R/W	LOS2_CLR_THR	16-bit Threshold Value
0x003B	15:8	R/W	LOS2_CLR_THR	

ClockBuilder Pro calculates the correct LOS register clear threshold value for Input 2, given a particular frequency plan.

Table 17.35. 0x003C-0x003D LOS3 Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x003C	7:0	R/W	LOS3_CLR_THR	16-bit Threshold Value
0x003D	15:8	R/W	LOS3_CLR_THR	

ClockBuilder Pro calculates the correct LOS register clear threshold value for Input 3, given a particular frequency plan.

Table 17.36. 0x003F OOF Enable

Reg Address	Bit Field	Туре	Name	Description
0x003F	3:0	R/W	OOF_EN	1 to enable, 0 to disable
0x003F	7:4	R/W	FAST_OOF_EN	1 to enable, 0 to disable

Input 0 corresponds to OOF_EN [0], FAST_OOF_EN [4]

Input 1 corresponds to OOF_EN [1], FAST_OOF_EN [5]

Input 2 corresponds to OOF_EN [2], FAST_OOF_EN [6]

Input 3 corresponds to OOF_EN [3], FAST_OOF_EN [7]

Table 17.37. 0x0040 OOF Reference Select

Reg Address	Bit Field	Туре	Name	Description
0x0040	2:0	R/W	OOF_REF_SEL	0 for CLKIN0
				1 for CLKIN1
				2 for CLKIN2
				3 for CLKIN3
				4 for XAXB

Table 17.38. 0x0041-0x0045 OOF Divider Select

Reg Address	Bit Field	Туре	Name	Description
0x0041	4:0	R/W	OOF0_DIV_SEL	Sets a divider for the OOF circuitry for each input clock
0x0042	4:0	R/W	OOF1_DIV_SEL	0,1,2,3. The divider value is 2 ^{OOFx_DIV_SEL} . CBPro sets these dividers.
0x0043	4:0	R/W	OOF2_DIV_SEL	
0x0044	4:0	R/W	OOF3_DIV_SEL	
0x0045	4:0	R/W	OOF- XO_DIV_SEL	

Table 17.39. 0x0046-0x0049 Out of Frequency Set Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0046	7:0	R/W	OOF0_SET_THR	OOF Set threshold. Range is up to ±500 ppm in steps of 1/16 ppm.
0x0047	7:0	R/W	OOF1_SET_THR	OOF Set threshold. Range is up to ±500 ppm in steps of 1/16 ppm.
0x0048	7:0	R/W	OOF2_SET_THR	OOF Set threshold. Range is up to ±500 ppm in steps of 1/16 ppm.
0x0049	7:0	R/W	OOF3_SET_THR	OOF Set threshold. Range is up to ±500 ppm in steps of 1/16 ppm.

Table 17.40. 0x004A-0x004D Out of Frequency Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x004A	7:0	R/W	OOF0_CLR_THR	OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm.
0x004B	7:0	R/W	OOF1_CLR_THR	OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm.
0x004C	7:0	R/W	OOF2_CLR_THR	OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm.
0x004D	7:0	R/W	OOF3_CLR_THR	OOF Clear threshold. Range is up to ±500 ppm in steps of 1/16 ppm.

Table 17.41. 0x004E-0x04F OOF Detection Windows

Reg Address	Bit Field	Туре	Setting Name	Description
0x004E	2:0	R/W	OOF0_DETWIN_SEL	Values calculated by CBPro.
0x004E	6:4	R/W	OOF1_DETWIN_SEL	Values calculated by CBPro.
0x004F	2:0	R/W	OOF2_DETWIN_SEL	Values calculated by CBPro.
0x004F	6:4	R/W	OOF3_DETWIN_SEL	Values calculated by CBPro.

Table 17.42. 0x0050 OOF_ON_LOS

Reg Address	Bit Field	Type	Setting Name	Description
0x0050	3:0	R/W	OOF_ON_LOS	Set by CBPro

Table 17.43. 0x0051-0x0054 Fast Out of Frequency Set Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0051	3:0	R/W	FAST_OOF0_SET_THR	(1+ value) x 1000 ppm
0x0052	3:0	R/W	FAST_OOF1_SET_THR	(1+ value) x 1000 ppm
0x0053	3:0	R/W	FAST_OOF2_SET_THR	(1+ value) x 1000 ppm
0x0054	3:0	R/W	FAST_OOF3_SET_THR	(1+ value) x 1000 ppm

These registers determine the OOF alarm set threshold for IN3, IN2, IN1 and IN0 when the fast control is enabled. The value in each of the register is (1+ value) x 1000 ppm. ClockBuilder Pro is used to determine the values for these registers.

Table 17.44. 0x0055-0x0058 Fast Out of Frequency Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0055	3:0	R/W	FAST_OOF0_CLR_THR	(1+ value) x 1000 ppm
0x0056	3:0	R/W	FAST_OOF1_CLR_THR	(1+ value) x 1000 ppm
0x0057	3:0	R/W	FAST_OOF2_CLR_THR	(1+ value) x 1000 ppm
0x0058	3:0	R/W	FAST_OOF3_CLR_THR	(1+ value) x 1000 ppm

These registers determine the OOF alarm clear threshold for IN3, IN2, IN1 and IN0 when the fast control is enabled. The value in each of the register is (1+ value) x 1000 ppm. ClockBuilder Pro is used to determine the values for these registers.

OOF needs a frequency reference. ClockBuilder Pro provides the OOF register values for a particular frequency plan.

Table 17.45. 0x0059 Fast OOF Detection Window

Reg Address	Bit Field	Туре	Name	Description
0x0059	1:0	R/W	FAST_OOF0_DETWIN_SEL	Values calculated by CBPro.
0x0059	3:2	R/W	FAST_OOF1_DETWIN_SEL	Values calculated by CBPro.
0x0059	5:4	R/W	FAST_OOF2_DETWIN_SEL	Values calculated by CBPro.
0x0059	7:6	R/W	FAST_OOF3_DETWIN_SEL	Values calculated by CBPro.

Table 17.46. 0x005A-0x005D OOF0 Ratio for Reference

Reg Address	Bit Field	Туре	Name	Description
0x005A	7:0	R/W	OOF0_RATIO_REF	Values calculated by CBPro.
0x005B	15:8	R/W	OOF0_RATIO_REF	Values calculated by CBPro.
0x005C	23:16	R/W	OOF0_RATIO_REF	Values calculated by CBPro.
0x005D	25:24	R/W	OOF0_RATIO_REF	Values calculated by CBPro.

Table 17.47. 0x005E-0x0061 OOF1 Ratio for Reference

Reg Address	Bit Field	Туре	Name	Description
0x005E	7:0	R/W	OOF1_RATIO_REF	Values calculated by CBPro.
0x005F	15:8	R/W	OOF1_RATIO_REF	Values calculated by CBPro.
0x0060	23:16	R/W	OOF1_RATIO_REF	Values calculated by CBPro.
0x0061	25:24	R/W	OOF1_RATIO_REF	Values calculated by CBPro.

Table 17.48. 0x0062-0x0065 OOF2 Ratio for Reference

Reg Address	Bit Field	Туре	Name	Description
0x0062	7:0	R/W	OOF2_RATIO_REF	Values calculated by CBPro.
0x0063	15:8	R/W	OOF2_RATIO_REF	Values calculated by CBPro.
0x0064	23:16	R/W	OOF2_RATIO_REF	Values calculated by CBPro.
0x0065	25:24	R/W	OOF2_RATIO_REF	Values calculated by CBPro.

Table 17.49. 0x0066-0x0069 OOF3 Ratio for Reference

Reg Address	Bit Field	Туре	Name	Description
0x0066	7:0	R/W	OOF3_RATIO_REF	Values calculated by CBPro.
0x0067	15:8	R/W	OOF3_RATIO_REF	Values calculated by CBPro.
0x0068	23:16	R/W	OOF3_RATIO_REF	Values calculated by CBPro.
0x0069	25:24	R/W	OOF3_RATIO_REF	Values calculated by CBPro.

Table 17.50. 0x0092 Fast LOL Enable

Reg Address	Bit Field	Туре	Name	Description
0x0092	1	R/W	LOL_FST_EN	Enables fast detection of LOL. A large input frequency error will quickly assert LOL when this is enabled.

Table 17.51. 0x0093 Fast LOL Detection Window

Reg Address	Bit Field	Туре	Name	Description
0x0093	7:4	R/W	LOL_FST_DETWIN_SEL	Values calculated by CBPro.

Table 17.52. 0x0095 Fast LOL Detection Value

Reg Address	Bit Field	Туре	Name	Description
0x0095	3:2	R/W	LOL_FST_VALWIN_SEL	Values calculated by CBPro.

Table 17.53. 0x0096 Fast LOL Set Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0096	7:4	R/W	LOL_FST_SET_THR_SEL	Values calculated by CBPro.

Table 17.54. 0x0098 Fast LOL Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x0098	7:4	R/W	LOL_FST_CLR_THR_SEL	Values calculated by CBPro

Table 17.55. 0x009A LOL Enable

Reg Address	Bit Field	Туре	Name	Description
0x009A	1	R/W	LOL_SLOW_EN_PLL	1 to enable LOL; 0 to disable LOL.

ClockBuilder Pro provides the LOL register values for a particular frequency plan.

Table 17.56. 0x009B Slow LOL Detection Window

Reg Address	Bit Field	Туре	Name	Description
0x009B	7:4	R/W	LOL_SLW_DETWIN_SEL	Values calculated by CBPro.

Table 17.57. 0x009D Slow LOL Detection Value

Reg Address	Bit Field	Туре	Setting Name	Description
0x009D	3:2	R/W	LOL_SLW_VALWIN_SEL	Values calculated by CBPro.

Table 17.58. 0x009E LOL Set Threshold

Reg Address	Bit Field	Туре	Name	Description
0x009E	7:4	R/W	LOL_SLW_SET_ THR	Configures the loss of lock set thresholds. Selectable as 0.1, 0.3, 1, 3, 10, 30, 100, 300, 1000, 3000, 10000. Values are in ppm.

The following are the thresholds for the value that is placed in the top four bits of register 0x009E.

0 = 0.1 ppm

1 = 0.3 ppm

2 = 1 ppm

3 = 3 ppm

4 = 10 ppm

5 = 30 ppm

- 6 = 100 ppm
- 7 = 300 ppm
- 8 = 1000 ppm
- 9 = 3000 ppm
- 10 = 10000 ppm

Table 17.59. 0x00A0 LOL Clear Threshold

Reg Address	Bit Field	Туре	Name	Description
0x00A0	7:4	R/W		Configures the loss of lock set thresholds. Selectable as 0.1, 0.3, 1, 3, 10, 30, 100, 300, 1000, 3000, 10000. Values are in ppm.

The following are the thresholds for the value that is placed in the top four bits of Register 0x00A0. ClockBuilder Pro sets these values.

- 0 = 0.1 ppm
- 1 = 0.3 ppm
- 2 = 1 ppm
- 3 = 3 ppm
- 4 = 10 ppm
- 5 = 30 ppm
- 6 = 100 ppm
- 7 = 300 ppm
- 8 = 1000 ppm
- 9 = 3000 ppm
- 10 = 10000 ppm

Table 17.60. 0x00A2 LOL Timer Enable

Reg Address	Bit Field	Туре	Name	Description
0x00A2	1	R/W	LOL_TIMER_EN	0 to disable
				1 to enable

Table 17.61. 0x00A9-0x00AC LOL_CLR_DELAY_DIV256

Reg Address	Bit Field	Туре	Name	Description
0x00A9	7:0	R/W	LOL_CLR_DELAY_DIV256	Set by CBPro.
0x00AA	15:8	R/W	LOL_CLR_DELAY_DIV256	Set by CBPro.
0x00AB	23:16	R/W	LOL_CLR_DELAY_DIV256	Set by CBPro.
0x00AC	28:24	R/W	LOL_CLR_DELAY_DIV256	Set by CBPro.

Table 17.62. 0x00E2

Reg Address	Bit Field	Туре	Name	Description
0x00E2	7:0	R	ACTIVE_NVM_BANK	Read-only field indicating number of user bank writes carried out so far.
				Value Description
				0 zero
				3 one
				15 two
				63 three

Table 17.63. 0x00E3

Reg Address	Bit Field	Туре	Setting Name	Description
0x00E3	7:0	R/W	NVM_WRITE	Write 0xC7 to initiate an NVM bank burn.

Table 17.64. 0x00E4

Reg Address	Bit Field	Туре	Setting Name	Description
0x00E4	0	S	NVM_READ_BANK	When set, this bit will read the NVM down into the volatile memory.

Table 17.65. 0x00E5 Fastlock Extend Enable

Reg Address	Bit Field	Туре	Name	Description
0x00E5	5	R/W	FASTLOCK_EXTEND_EN	Extend Fastlock bandwidth period past LOL Clear
				0: Do not extend Fastlock period
				1: Extend Fastlock period (default)

Table 17.66. 0x00EA-0x00ED LOL Detection Value

Reg Address	Bit Field	Туре	Name	Description
0x00EA	7:0	R/W	FASTLOCK_EXTEND	29-bit value. Set by CBPro to minimize the phase transients when switching the PLL bandwidth. See FASTLOCK_EXTEND_SCL.
0x00EB	15:8	R/W	FASTLOCK_EXTEND	29-bit value. Set by CBPro to minimize the phase transients when switching the PLL bandwidth. See FASTLOCK_EXTEND_SCL.
0x00EC	23:16	R/W	FASTLOCK_EXTEND	29-bit value. Set by CBPro to minimize the phase transients when switching the PLL bandwidth. See FASTLOCK_EXTEND_SCL.
0x00ED	28:24	R/W	FASTLOCK_EXTEND	29-bit value. Set by CBPro to minimize the phase transients when switching the PLL bandwidth. See FASTLOCK_EXTEND_SCL.

Table 17.67. 0x00F6

Reg Address	Bit Field	Туре	Name	Description
0x00F6	0	R	REG_0xF7_INTR	Set by CBPro.
0x00F6	1	R	REG_0xF8_INTR	Set by CBPro.
0x00F6	2	R	REG_0xF9_INTR	Set by CBPro.

Table 17.68. 0x00F7

Reg Address	Bit Field	Туре	Name	Description
0x00F7	0	R	SYSINCAL_INTR	Set by CBPro.
0x00F7	1	R	LOSXAXB_INTR	Set by CBPro.
0x00F7	2	R	LOSREF_INTR	Set by CBPro.
0x00F7	4	R	LOSVCO_INTR	Set by CBPro.
0x00F7	5	R	SMBUS_TIME_O UT_INTR	Set by CBPro.

Table 17.69. 0x00F8

Reg Address	Bit Field	Туре	Name	Description
0x00F8	3:0	R	LOS_INTR	Set by CBPro.
0x00F8	7:4	R	OOF_INTR	Set by CBPro.

Table 17.70. 0x00F9

Reg Address	Bit Field	Туре	Name	Description
0x00F9	1	R	LOL_INTR	Set by CBPro.
0x00F9	5	R	HOLD_INTR	Set by CBPro.

Table 17.71. 0x00FE Device Ready

Reg Address	Bit Field	Type	Name	Description
0x00FE	7:0	R	DEVICE_READY	Ready Only byte to indicate device is ready. When read data is 0x0F one can safely read/write registers. This register is repeated on every page therefore a page write is not ever required to read the DEVICE_READY status.

17.2 Page 1 Registers Si5342

Table 17.72. 0x0102 Global OE Gating for All Clock Output Drivers

Reg Address	Bit Field	Туре	Name	Description
0x0102	0	R/W	OUTALL_DISABLE_LOW	1 Pass through the output enables, 0 disables all output drivers

Table 17.73. 0x0112 Clock Output Driver 0 and R-Divider 0 Configuration

Reg Address	Bit Field	Туре	Name	Description
0x0112	0	R/W	OUT0_PDN	Output driver 0: 0 to power up the regulator, 1 to power down the regulator. Clock outputs will be weakly pulled-low.
0x0112	1	R/W	OUT0_OE	Output driver 0: 0 to disable the output, 1 to enable the output
0x0112	2	R/W	OUT0_RDIV_FORCE2	0 R0 divider value is set by R0_REG
				1 R0 divider value is forced into divide by 2

Table 17.74. 0x0113 Output 0 Format

Reg Address	Bit Field	Туре	Name	Description
0x0113	2:0	R/W	OUT0_FORMAT	0 Reserved
				1 swing mode (normal swing) differential
				2 swing mode (high swing) differential
				3 Reserved
				4 LVCMOS single ended
				5 LVCMOS (+pin only)
				6 LVCMOS (-pin only)
				7 Reserved
0x0113	3	R/W	OUT0_SYNC_EN	0 disable
				1 enable
				Enable/disable synchronized (glitchless) operation. When enabled, the power down and output enables are synchronized to the output clock.
0x0113	5:4	R/W	OUT0_DIS_STATE	Determines the state of an output driver when disabled, selectable as
				00 Disable low
				01 Disable high
				10 Reserved
				11 Reserved
0x0113	7:6	R/W	OUT0_CMOS_DRV	LVCMOS output impedance. Selectable as CMOS1,CMOS2, CMOS3.

See 6.2 Performance Guidelines for Outputs.

Table 17.75. 0x0114 Output 0 Swing and Amplitude

Reg Address	Bit Field	Туре	Name	Description
0x0114	3:0	R/W	OUT0_CM	Output common mode voltage adjustment
				Programmable swing mode with normal swing configuration:
				Step size = 100 mV
				Range = 0.9 V to 2.3 V if VDDO = 3.3 V
				Range = 0.6 V to 1.5V if VDDO=2.5 V
				Range = 0.5 V to 0.9V if VDDO=1.8 V
				Programmable swing mode with high0 swing configuration:
				Step size = 100 mV
				Range = 0.9 V to 2.3 V if VDDO = 3.3 V
				Range = 0.6 V to 1.5 V if VDDO = 2.5 V
				Range = 0.5 V to 0.9 V if VDDO = 1.8 V
				LVCMOS mode:
				Not supported/No effect
0x0114	6:4	R/W	OUT0_AMPL	Output swing adjustment
				Programmable swing mode with normal swing configuration:
				Step size = 100 mV
				Range = 100 mVpp-se to 800 mVpp-se
				Programmable swing mode with high swing configuration:
				Step size = 200 mV
				Range = 200 mVpp-se to 1600 mVpp-se
				LVCMOS mode:
				Not supported/No effect

See the settings and values from Table 6.10 Settings for LVDS, LVPECL, and HCSL on page 41 for details of the settings. ClockBuilder Pro is used to select the correct settings for this register.

Table 17.76. 0x0115 R-Divider 0 Mux Selection

Reg Address	Bit Field	Туре	Name	Description
0x0115	1:0	R/W	OUT0_MUX_SEL	Output driver 0 input mux select. This selects the source of the multisynth.
				0: N0
				1: N1
				2: Reserved
				3: Reserved
				4: Reserved
				5: Reserved
				6: Reserved
				7: Reserved
0x0115	3	R/W	OUT0_VDD_SEL_EN	1 = Enable OUT0_VDD_SEL
0x0115	5:4	R/W	OUT0_VDD_SEL	Must be set to the VDD0 voltage.
				0: 3.3 V
				1: 1.8 V
				2: 2.5 V
				3: Reserved
0x0115	7:6	R/W	OUT0_INV	CLK and CLK not inverted
				CLK inverted
				CLK and CLK inverted
				CLK inverted

Each output can be configured to use Multisynth N0-N1 divider. The frequency for each N-divider is set in registers 0x0302-0x0316 for N0 to N1. Two different frequencies can be set in the N-dividers (N0-N1) and each of the 2 outputs can be configured to any of the 2 different frequencies.

The two output drivers are all identical. The single set of descriptions above for output driver 0 applies to the other output driver.

Table 17.77. Registers that Follow the Same Definition as Above

Register Address	Description	(Same as) Address
0x0117	Clock Output Driver 1 Config	0x0112
0x0118	Clock Output Driver 1 Format, Sync	0x0113
0x0119	Clock Output Driver 1 Ampl, CM	0x0114
0x011A	OUT1_MUX_SEL, OUT1_VDD_SEL_EN, OUT1_VDD_SEL, OUT1_INV	0x0115

Table 17.78. 0x013F-0x0140

Reg Address	Bit Field	Type	Setting Name	Description
0x013F	7:0	R/W	OUTX_ALWAYS_ON	This setting is managed by CBPro during
0x0140	11:8	R/W	OUTX_ALWAYS_ON	zero delay mode.

Table 17.79. 0x0141 Output Disable Mask for LOS XAXB

Reg Address	Bit Field	Type	Setting Name	Description
0x0141	1	R/W	OUT_DIS_MSK	Set by CBPro.
0x0141	5	R/W	OUT_DIS_LOL_MSK	Set by CBPro.
0x0141	6	R/W	OUT_DIS_LOSXAXB_MSK	Determines if outputs are disabled during an LOSXAXB condition. 0: All outputs disabled on LOSXAXB 1: All outputs remain enabled during LOSXAXB condition
0x0141	7	R/W	OUT_DIS_MSK_LOS_PFD	Set by CBPro.

Table 17.80. 0x0142 Output Disable Loss of Lock PLL

Reg Address	Bit Field	Туре	Setting Name	Description
0x0142	1	R/W	OUT_DIS_MSK_LOL	0: LOL will disable all connected outputs
				1: LOL does not disable any outputs
0x0142	5	R/W	OUT_DIS_MSK_HOLD	Set by CBPro.

Table 17.81. 0x0145 Power Down All

Reg Address	Bit Field	Type	Name	Description
0x0145	0	R/W	OUT_PDN_ALL	0- no effect
				1- all drivers powered down

17.3 Page 2 Registers Si5342

Table 17.82. 0x0206 Pre-scale Reference Divide Ratio

Reg Address	Bit Field	Type	Name	Description
0x0206	1:0	R/W	PXAXB	Sets the prescale divider for the input clock on XAXB.

This can only be used with an external clock source, not with crystals.

0 = pre-scale value 1

1 = pre-scale value 2

2 = pre-scale value 4

3 = pre-scale value 8

Table 17.83. 0x0208-0x020D P0 Divider Numerator

Reg Address	Bit Field	Type	Name	Description
0x0208	7:0	R/W	P0_NUM	48-bit Integer Number
0x0209	15:8	R/W	P0_NUM	
0x020A	23:16	R/W	P0_NUM	
0x020B	31:24	R/W	P0_NUM	
0x020C	39:32	R/W	P0_NUM	
0x020D	47:40	R/W	P0_NUM	

This set of registers configure the P-dividers which are located at the four input clocks seen in Figure 3.1 Si5342 DSPLL and Multisynth System Flow Diagram on page 9. ClockBuilder Pro calculates the correct values for the P-dividers.

Table 17.84. 0x020E-0x0211 P0 Divider Denominator

Reg Address	Bit Field	Type	Name	Description
0x020E	7:0	R/W	P0_DEN	32-bit Integer Number
0x020F	15:8	R/W	P0_DEN	
0x0210	23:16	R/W	P0_DEN	
0x0211	31:24	R/W	P0_DEN	

The P1-P3 divider numerator and denominator follow the same format as P0 described above. ClockBuilder Pro calculates the correct values for the P-dividers.

Table 17.85. Registers that Follow the P0_NUM and P0_DEN Definitions

Register Address	Description	Size	Same as Address
0x0212-0x0217	P1 Divider Numerator	48-bit Integer Number	0x0208-0x020D
0x0218-0x021B	P1 Divider Denominator	32-bit Integer Number	0x020E-0x0211
0x021C-0x0221	P2 Divider Numerator	48-bit Integer Number	0x0208-0x020D
0x0222-0x0225	P2 Divider Denominator	32-bit Integer Number	0x020E-0x0211
0x0226-0x022B	P3 Divider Numerator	48-bit Integer Number	0x0208-0x020D

Register Address	Description	Size	Same as Address
0x022C-0x022F	P3 Divider Denominator	32-bit Integer Number	0x020E-0x0211

This set of registers configure the P-dividers which are located at the four input clocks seen in Figure 3.1 Si5342 DSPLL and Multisynth System Flow Diagram on page 9. ClockBuilder Pro calculates the correct values for the P-dividers.

Table 17.86. 0x0230 Px_UPDATE

Reg Address	Bit Field	Type	Setting Name	Description
0x0230	0	S	P0_UPDATE	0: No update for P-divider value
0x0230	1	S	P1_UPDATE	1: Update P-divider value
0x0230	2	S	P2_UPDATE	
0x0230	3	S	P3_UPDATE	

Note that these controls are not needed when following the guidelines in . Specifically, they are not needed when using the global soft reset "SOFT_RST_ALL".

Table 17.87. 0x0231 P0 Factional Division Enable

Reg Address	Bit Field	Туре	Setting Name	Description
0x0231	3:0	R/W	P0_FRACN_MODE	P0 (IN0) input divider fractional mode. Must be set to 0xB for proper operation.
0x0231	4	R/W	P0_FRAC_EN	P0 (IN0) input divider fractional enable
				0: Integer-only division.
				1: Fractional (or Integer) division.

Table 17.88. 0x0232 P1 Factional Division Enable

Reg Address	Bit Field	Туре	Setting Name	Description
0x0232	3:0	R/W	P1_FRACN_MODE	P1 (IN1) input divider fractional mode. Must be set to 0xB for proper operation.
0x0232	4	R/W	P1_FRAC_EN	P1 (IN1) input divider fractional enable
				0: Integer-only division.
				1: Fractional (or Integer) division.

Table 17.89. 0x0233 P2 Factional Division Enable

Reg Address	Bit Field	Туре	Setting Name	Description
0x0233	3:0	R/W	P2_FRACN_MODE	P2 (IN2) input divider fractional mode. Must be set to 0xB for proper operation.
0x0233	4	R/W	P2_FRAC_EN	P2 (IN2) input divider fractional enable
				0: Integer-only division.
				1: Fractional (or Integer) division.

Table 17.90. 0x0234 P3 Factional Division Enable

Reg Address	Bit Field	Type	Setting Name	Description
0x0234	3:0	R/W	P3_FRACN_MODE	P3 (IN3) input divider fractional mode. Must be set to 0xB for proper operation.
0x0234	4	R/W	P3_FRAC_EN	P3 (IN3) input divider fractional enable
				0: Integer-only division.
				1: Fractional (or Integer) division.

Table 17.91. 0x0235-0x023A MXAXB Divider Numerator

Reg Address	Bit Field	Type	Setting Name	Description
0x0235	7:0	R/W	MXAXB_NUM	44-bit Integer Number
0x0236	15:8	R/W	MXAXB_NUM	
0x0237	23:16	R/W	MXAXB_NUM	
0x0238	31:24	R/W	MXAXB_NUM	
0x0239	39:32	R/W	MXAXB_NUM	
0x023A	43:40	R/W	MXAXB_NUM	

Note that changing this register during operation may cause indefinite loss of lock unless the guidelines in are followed.

Table 17.92. 0x023B-0x023E MXAXB Divider Denominator

Reg Address	Bit Field	Type	Setting Name	Description
0x023B	7:0	R/W	MXAXB_DEN	32-bit Integer Number
0x023C	15:8	R/W	MXAXB_DEN	
0x023D	23:16	R/W	MXAXB_DEN	
0x023E	31:24	R/W	MXAXB_DEN	

The M-divider numerator and denominator are set by ClockBuilder Pro for a given frequency plan. Note that changing this register during operation may cause indefinite loss of lock unless the guidelines in are followed.

Table 17.93. 0x023F MXAXB Update

Reg Address	Bit Field	Type	Setting Name	Description
0x023F	0	S	_	Set to 1 to update the MXAXB_NUM and MXAXB_DEN values. A SOFT_RST may also be used to update these values.

Table 17.94. 0x0250-0x0252 R0 Divider

Reg Address	Bit Field	Туре	Name	Description
0x0250	7:0	R/W	R0_REG	A 24 bit integer divider.
0x0251	15:8	R/W	R0_REG	Divide value = (R0_REG+1) x 2
0x0252	23:16	R/W	R0_REG	To set R0 = 2, set OUT0_RDIV_FORCE2 = 1, and then the R0_REG value is irrelevant.

The R dividers are at the output clocks and are purely integer division. The R1divider follow the same format as the R0 divider described above.

Table 17.95. Registers that Follow the R0_REG

Register Address	Description	Size	Same as Address
0x0253-0x0255	R1_REG	24-bit Integer Number	0x0250–0x0252

Table 17.96. 0x026B-0x0272 User Scratch Pad

Reg Address	Bit Field	Туре	Name	Description
0x026B	7:0	R/W	DESIGN_ID0	ASCII encoded string defined by CBPro user, with
0x026C	15:8	R/W	DESIGN_ID1	user defined space or null padding of unused characters. A user will normally include a configu-
0x026D	23:16	R/W	DESIGN_ID2	ration ID + revision ID. For example, "ULT.1A" with null character padding sets:
0x026E	31:24	R/W	DESIGN_ID3	DESIGN ID0: 0x55
0x026F	39:32	R/W	DESIGN_ID4	DESIGN ID1: 0x4C
0x0270	47:40	R/W	DESIGN_ID5	DESIGN ID2: 0x54
0x0271	55:48	R/W	DESIGN_ID6	DESIGN ID3: 0x2E
0x0272	63:56	R/W	DESIGN_ID7	DESIGN_ID4: 0x31 DESIGN ID5: 0x41
				DESIGN_ID6:0x 00 DESIGN_ID7: 0x00

Table 17.97. 0x0278-0x027C OPN Identifier

Reg Address	Bit Field	Type	Name	Description
0x0278	7:0	R/W	OPN_ID0	OPN unique identifier. ASCII encoded. For exam-
0x0279	15:8	R/W	OPN_ID1	ple, with OPN:
0x027A	23:16	R/W	OPN_ID2	5342C-A12345-GM, 12345 is the OPN unique identifier, which sets:
0x027B	31:24	R/W	OPN_ID3	OPN_ID0: 0x31
0x027C	39:32	R/W	OPN_ID4	OPN_ID1: 0x32
				OPN_ID2: 0x33
				OPN_ID3: 0x34
				OPN_ID4: 0x35

Part numbers are of the form:

Si<Part Num Base><Grade>-<Device Revision><OPN ID>-<Temp Grade><Package ID>

Examples:

Si5342C-A12345-GM.

Applies to a "custom" OPN (Ordering Part Number) device. These devices are factory pre-programmed with the frequency plan and all other operating characteristics defined by the user's ClockBuilder Pro project file.

Si5342C-A-GM.

Applies to a "base" or "non-custom" OPN device. Base devices are factory pre-programmed to a specific base part type (e.g., Si5342 but exclude any user-defined frequency plan or other user-defined operating characteristics selected in ClockBuilder Pro.

Table 17.98. 0x027D

Reg Address	Bit Field	Туре	Setting Name	Description
0x027D	7:0	R/W	OPN_REVISION	

Table 17.99. 0x027E

Reg Address	Bit Field	Type	Setting Name	Description
0x027E	7:0	R/W	BASELINE_ID	

Table 17.100. OOFx_TRG_THR

Reg Address	Bit Field	Type	Name	Description
0x028A	4:0	R/W	OOF0_TRG_THR_EXT	Set by CBPro.
0x028B	4:0	R/W	OOF1_TRG_THR_EXT	Set by CBPro.
0x028C	4:0	R/W	OOF2_TRG_THR_EXT	Set by CBPro.
0x028D	4:0	R/W	OOF3_TRG_THR_EXT	Set by CBPro.

Table 17.101. OOFx_CLR_THR

Reg Address	Bit Field	Туре	Name	Description
0x028E	4:0	R/W	OOF0_CLR_THR_EXT	Set by CBPro.
0x028F	4:0	R/W	OOF1_CLR_THR_EXT	Set by CBPro.
0x0290	4:0	R/W	OOF2_CLR_THR_EXT	Set by CBPro.
0x0291	4:0	R/W	OOF3_CLR_THR_EXT	Set by CBPro.

Table 17.102. 0x0294 Fastlock Extend Scale

Reg Address	Bit Field	Type	Name	Description
0x0294	7:4	R/W	FASTLOCK_EXTEND_SCL	Scales LOLB_INT_TIM- ER_DIV256

Table 17.103. 0x0296 Fastlock Delay on Input Switch

Reg Address	Bit Field	Туре	Name	Description
0x0296	1	R/W	LOL_SLW_VALWIN_SELX	Set by CBPro.

Table 17.104. 0x0297 Fastlock Delay on Input Switch Enable

Reg Address	Bit Field	Туре	Name	Description
0x0297	1	R/W	FASTLOCK_DLY_ONSW_EN	Set by CBPro.

Table 17.105. 0x0299 Fastlock Delay on LOL Enable

Reg Address	Bit Field	Туре	Name	Description
0x0299	1	R/W	FASTLOCK_DLY_ONLOL_EN	Set by CBPro.

Table 17.106. 0x029D-0x029F Fastlock Delay on LOL

Reg Address	Bit Field	Туре	Name	Description
0x029D	7:0	R/W	FASTLOCK_DLY_ONLOL	Set by CBPro.
0x029E	15:8	R/W	FASTLOCK_DLY_ONLOL	
0x029F	19:16	R/W	FASTLOCK_DLY_ONLOL	

Table 17.107. 0x02A9-0x02AB Fastlock Delay on Input Switch

Reg Address	Bit Field	Туре	Name	Description
0x02A9	7:0	R/W	FASTLOCK_DLY_ONSW	20-bit value. Set by CBPro.
0x02AA	15:8	R/W	FASTLOCK_DLY_ONSW	
0x02AB	19:16	R/W	FASTLOCK_DLY_ONSW	

Table 17.108. 0x02B7 LOL Delay from LOS

Reg Address	Bit Field	Туре	Name	Description
0x02B7	3:2	R/W	LOL_NOSIG_TIME	Set by CBPro.

Table 17.109. 0x02B8

Reg Address	Bit Field	Type	Name	Description
0x02B8	1	R	LOL_LOS_REFCLK	Set by CBPro.

17.4 Page 3 Registers Si5342

Table 17.110. 0x0302-0x0307 N0 Numerator

Reg Address	Bit Field	Туре	Name	Description
0x0302	7:0	R/W	N0_NUM	44-bit Integer Number
0x0303	15:8	R/W	N0_NUM	
0x0304	23:16	R/W	N0_NUM	
0x0305	31:24	R/W	N0_NUM	
0x0306	39:32	R/W	N0_NUM	
0x0307	43:40	R/W	N0_NUM	

The N dividers are interpolative dividers that are used as output dividers that feed into the R dividers. ClockBuilder Pro calculates the correct values for the N-dividers.

Table 17.111. 0x0308-0x030B N0 Denominator

Reg Address	Bit Field	Туре	Name	Description
0x0308	7:0	R/W	N0_DEN	32-bit Integer Number
0x0309	15:8	R/W	N0_DEN	
0x030A	23:16	R/W	N0_DEN	
0x030B	31:24	R/W	N0_DEN	

Table 17.112. 0x0338

Reg Address	Bit Field	Туре	Name	Description
0x030C	0	S	N0_UPDATE	Set this bit to update the N0 divider

This bit is provided so that all of the N0 divider bits can be changed at the same time. First, write all of the new values to the divider, then set the update bit.

Table 17.113. Register that Follows the N0_NUM and N0_DEN Definitions

Register Address	Description	Size	Same as Address
0x030D-0x0312	N1 Numerator	44-bit Integer Number	0x0302–0x0307
0x0313-0x0316	N1 Denominator	32-bit Integer Number	0x0308-0x030B

Table 17.114. 0x0317

Reg Address	Bit Field	Туре	Name	Description
0x0317	0	S	N1_UPDATE	Set this bit to update the N1 divider

This bit is provided so that all of the N1 divider bits can be changed at the same time. First, write all of the new values to the divider, then set the update bit.

Table 17.115. 0x0338 Global N Divider Update

Reg Address	Bit Field	Туре	Name	Description
0x0338	1	S	N_UPDATE_ALL	Set this bit to update both N dividers

This bit is provided so that both of the N dividers can be changed at the same time. First, write all of the new values to the divider, then set the update bit.

Note: If the intent is to write to the N_UPDATE_ALL to have all dividers update at the same time then make sure only N_UPDATE_ALL bit gets set.

Table 17.116. 0x0339 FINC/FDEC Masks

Reg Address	Bit Field	Type	Name	Description
0x0339	1:0	R/W	N_FSTEP_MSK	0 to enable FINC/FDEC updates
				1 to disable FINC/FDEC updates

Bit 0 corresponds to MultiSynth N0 N FSTEP MSK 0x0339[0]

Bit 1 corresponds to MultiSynth N1 N_FSTEP_MSK 0x0339[1]

Table 17.117. 0x033B-0x0340 N0 Frequency Step Word

Reg Address	Bit Field	Туре	Name	Description
0x033B	7:0	R/W	N0_FSTEPW	44-bit Integer Number
0x033C	15:8	R/W	N0_FSTEPW	
0x033D	23:16	R/W	N0_FSTEPW	
0x033E	31:24	R/W	N0_FSTEPW	
0x033F	39:32	R/W	N0_FSTEPW	
0x0340	43:40	R/W	N0_FSTEPW	

This is a 44-bit integer value which is directly added or subtracted from the N-divider. ClockBuilder Pro calculates the correct values for the N0 Frequency Step Word. Each N divider has the ability to add or subtract up to a 44-bit value. Changing any of the Nx_DELAY values requires a SOFT_RST, a HARD_RST, or a power up sequence.

Table 17.118. Registers that Follow the N0_FSTEPW Definition

Register Address	Description	Size	Same as Address
0x0341-0x0346	N1 Frequency Step Word	44-bit Integer Number	0x033B-0x0340

17.5 Page 4 Registers Si5342

Table 17.119. 0x0487 Zero Delay Mode Setup

Reg Address	Bit Field	Туре	Name	Description
0x0487	0	R/W	ZDM_EN	0 to disable ZD mode
				1 to enable ZD mode
0x0487	2:1	R/W	ZDM_IN_SEL	Clock input select when in ZD mode.
				0 for IN0, 1 for IN1,2 for IN2,
				3 reserved
				Note: In ZD mode the feedback clock comes into IN3
0x0487	4	R/W	ZDM_AUTOSW_EN	Set by CBPro.

This register is used for enabling the zero delay mode (ZDM) and selecting the source. The phase difference between the output, which is connected to the selected input below will be nulled to zero. When in zero delay mode, the DSPLL cannot have either hitless or automatic switching. In addition, the frequency of the clock selected by ZDM_IN_SEL must either be the same or have a simple integer relationship to the clock at the FB IN pins. Pin controlled clock selection is available in ZD mode (see register 0x052A).

17.6 Page 5 Registers Si5342

Table 17.120. 0x0507 Active Input

Reg Address	Bit Field	Туре	Name	Description
0x0507	7:6	R	IN_ACTV	PLL bandwidth parameter
				0: INO
				1: IN1
				2: IN2
				3: IN3

Table 17.121. 0x0508-0x050D Loop Bandwidth

Reg Address	Bit Field	Туре	Name	Description
0x0508	5:0	R/W	BW0_PLL	PLL bandwidth parameter
0x0509	5:0	R/W	BW1_PLL	PLL bandwidth parameter
0x050A	5:0	R/W BW2_PLL PLL bandwidth para		PLL bandwidth parameter
0x050B	5:0	R/W	BW3_PLL	PLL bandwidth parameter
0x050C	5:0	R/W	BW4_PLL	PLL bandwidth parameter
0x050D	5:0	R/W	BW5_PLL	PLL bandwidth parameter

This group of registers determine the loop bandwidth for the DSPLL. It is selectable as 0.1 Hz, 1 Hz, 4 Hz, 10 Hz, 40 Hz, 100 Hz, 400 Hz, 1 kHz, and 4 kHz. The loop BW values are calculated by ClockBuilder Pro and are written into these registers. The BW_UPDATE_PLL bit (reg 0x0514[0]) must be set to cause the BWx_PLL parameters to take effect.

Table 17.122. 0x050E-0x0514 Fast Lock Loop Bandwidth

Reg Address	Bit Field	Туре	Name	Description
0x050E	5:0	R/W	FAST- LOCK_BW0_PLL	PLL fast bandwidth parameter
0x050F	5:0	R/W	FAST- LOCK_BW1_PLL	PLL fast bandwidth parameter
0x0510	5:0	R/W	FAST- LOCK_BW2_PLL	PLL fast bandwidth parameter
0x0511	5:0	R/W	FAST- LOCK_BW3_PLL	PLL fast bandwidth parameter
0x0512	5:0	R/W	FAST- LOCK_BW4_PLL	PLL fast bandwidth parameter
0x0513	5:0	R/W	FAST- LOCK_BW5_PLL	PLL fast bandwidth parameter
0x0514	0	S	BW_UPDATE_PLL	Must be set to 1 to update the BWx_PLL and FAST_BWx_PLL parameters

The fast lock loop BW values are calculated by ClockBuilder Pro and used when fast lock is enabled.

Table 17.123. 0x0515-0x051B M Divider Numerator, 56-bits

Reg Address	Bit Field	Type	Name	Description
0x0515	7:0	R/W	M_NUM	56-bit Number
0x0516	15:8	R/W	M_NUM	
0x0517	23:16	R/W	M_NUM	
0x0518	31:24	R/W	M_NUM	
0x0519	39:32	R/W	M_NUM	
0x051A	47:40	R/W	M_NUM	
0x051B	55:48	R/W	M_NUM	

Table 17.124. 0x051C-0x051F M Divider Denominator, 32-bits

Reg Address	Bit Field	Type	Name	Description
0x051C	7:0	R/W	M_DEN	32-bit Number
0x051E	15:8	R/W	M_DEN	
0x051E	23:16	R/W	M_DEN	
0x051F	31:24	R/W	M_DEN	

The loop M divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers.

Table 17.125. 0x0520 M Divider Update Bit

Reg Addres	Bit Field	Type	Name	Description
0x0520	0	S	M_UPDATE	Set this bit to update the M divider.

Table 17.126. 0x0521 DSPLL B M Divider Fractional Enable

Reg Address	Bit Field	Туре	Setting Name	Description
0x0521	3:0	R/W	M_FRAC_MODE	M feedback divider fractional mode.
				Must be set to 0xB for proper operation.
0x0521	4	R/W	M_FRAC_EN	M feedback divider fractional enable.
				0: Integer-only division
				Fractional (or integer) division - Required for DCO operation.
0x0521	5	R/W	Reserved	Must be set to 1 for DSPLL B

Table 17.127. 0x052A Input Clock Select

Reg Address	Bit Field	Туре	Name	Description
0x052A	0	R/W	IN_SEL_REGCTRL	0 for pin controlled clock selection
				1 for register controlled clock selection

Reg Address	Bit Field	Туре	Name	Description
0x052A	2:1	R/W	IN_SEL	0 for IN0, 1 for IN1,
				2 for IN2, 3 for IN3 (or FB_IN)

Input clock selection for manual register based and pin controlled clock selection. Note: when ZDM_EN (0x0487, bit 0) and IN_SEL_REGCTRL are both high, IN_SEL does not do anything.

Table 17.128. 0x052B Fast Lock Control

Reg Address	Bit Field	Туре	Name	Description
0x052B	0	R/W	FASTLOCK_AUTO_EN	Applies only when FASTLOCK_MAN = 0 (see below):
				0 to disable auto fast lock when the DSPLL is out of lock
				1 to enable auto fast lock
0x052B	1	R/W	FASTLOCK_MAN	0 for normal operation (see above)
				1 to force fast lock

When in fast lock, the fast lock loop BW can be automatically used.

Table 17.129. 0x052C Holdover Exit Control

Reg Address	Bit Field	Туре	Setting Name	Description
0x052C	0	R/W	HOLD_EN	Holdover enable
				0: Holdover Disabled
				1: Holdover Enabled (default)
0x052C	3	R/W	HOLD_RAMP_BYP	HOLD_RAMP_BYP
0x052C	4	R/W	HOLDEXIT_BW_SEL1	Holdover Exit Bandwidth select. Selects the exit bandwidth from Holdover when ramped exit is disabled (HOLD_RAMP_BYP = 1). 0: Exit Holdover using Holdover Exit or Fastlock bandwidths (default). See HOLDEXIT_BW_SEL0 (0x059B[6]) for additional information. 1: Exit Holdover using the Normal loop bandwidth
0x052C	7:5	R/W	RAMP_STEP_INTERVAL	Time Interval of the frequency ramp steps when ramping between inputs or when exiting holdover. Calculated by CBPro based on selection.

Table 17.130. 0x052E Holdover History Average Length

Reg Address	Bit Field	Туре	Name	Description
0x052E	4:0	R/W	HOLD_HIST_LEN	5-bit value

The holdover logic averages the input frequency over a period of time whose duration is determined by the history average length. The average frequency is then used as the holdover frequency.

time (s) =
$$((2^{LEN}) - 1) \times 268 \text{ ns}$$

Table 17.131. 0x052F Holdover History Delay

Reg Address	Bit Field	Type	Name	Description
0x052F	4:0	R/W	HOLD_HIST_DELAY	5-bit value.

The most recent input frequency perturbations can be ignored during entry into holdover. The holdover logic pushes back into the past, above the averaging window. The amount that the average window is delayed is the holdover history delay.

time(s) = (2^{DELAY}) x 268 ns

Table 17.132. 0x0531

Reg Address	Bit Field	Туре	Setting Name	Description
0x0531	4:0	R/W	HOLD_REF_COUNT_FRC	5- bit value

Table 17.133. 0x0532-0x0534

Reg Address	Bit Field	Type	Setting Name	Description
0x0532	7:0	R/W	HOLD_15M_CYC_COUNT	Value calculated by CBPro
0x0533	15:8	R/W	HOLD_15M_CYC_COUNT	
0x0534	23:16	R/W	HOLD_15M_CYC_COUNT	

Table 17.134. 0x0535 Force Holdover

Reg Address	Bit Field	Туре	Name	Description
0x0535	0	R/W	FORCE_HOLD	0 for normal operation
				1 for force holdover

Table 17.135. 0x0536 Input Clock Switching Control

Reg Address	Bit Field	Туре	Name	Description
0x0536	1:0	R/W	CLK_SWTCH_MODE	0 = manual
				1 = automatic/non-revertive
				2 = automatic/revertive
				3 = Reserved
0x0536	2	R/W	HSW_EN	0 glitchless switching mode (phase buildout turned off)
				1 hitless switching mode (phase buildout turned on) Note that hitless switching is not available in zero delay mode.

Table 17.136. 0x0537 Input Alarm Masks

Reg Address	Bit Field	Туре	Name	Description
0x0537	3:0	R/W	IN_LOS_MSK	For each clock input LOS alarm:
				0 to use LOS in the clock selection logic
				1 to mask LOS from the clock selection logic
0x0537	7:4	R/W	IN_OOF_MSK	For each clock input OOF alarm:
				0 to use OOF in the clock selection logic
				1 to mask OOF from the clock selection logic
				This bit is forced to 1 if precision and fast OOF are disabled on input in CBPro.

This register is for the input clock switch alarm masks. For each of the four clock inputs, the OOF and/or the LOS alarms can be used for the clock selection logic or they can be masked from it. Note that the clock selection logic can affect entry into holdover.

Table 17.137. 0x0538 Clock Inputs 0 and 1 Priority

Reg Address	Bit Field	Туре	Name	Description
0x0538	2:0	R/W	IN0_PRIORITY	The priority for clock input 0 is:
				0 No priority
				1 for priority 1
				2 for priority 2
				3 for priority 3
				4 for priority 4
				5 to 7 are reserved
0x0538	6:4	R/W	IN1_PRIORITY	The priority for clock input 1 is:
				0 No priority
				1 for priority 1
				2 for priority 2
				3 for priority 3
				4 for priority 4
				5 to 7 are reserved

This register is used to assign a priority to an input clock for automatic clock input switching. The available clock with the lowest priority level will be selected. When input clocks are assigned the same priority, they will use the following default priority list: 0, 1, 2, 3.

Table 17.138. 0x0539 Clock Inputs 2 and 3 Priority

Reg Address	Bit Field	Туре	Name	Description
0x0539	2:0	R/W	IN2_PRIORITY	The priority for clock input 2 is:
				0 No priority
				1 for priority 1
				2 for priority 2
				3 for priority 3
				4 for priority 4
				5 to 7 are reserved
0x0539	6:4	R/W	IN3_PRIORITY	The priority for clock input 3 is:
				0 No priority
				1 for priority 1
				2 for priority 2
				3 for priority 3
				4 for priority 4
				5 to 7 are reserved

This register is used to assign a priority to an input clock for automatic clock input switching. The available clock with the lowest priority level will be selected. When input clocks are assigned the same priority, they will use the following default priority list: 0, 1, 2, 3.

Table 17.139. 0x053A Hitless Switching Mode

Reg Address	Bit Field	Туре	Name	Description
0x053A	1:0	R/W	HSW_MODE	2: Default setting, do not modify
				0, 1, 3: Reserved
0x053A	3:2	R/W	HSW_PHMEAS_CTRL	0: Default setting, do not modify
				1, 2, 3: Reserved

Table 17.140. 0x053B-0x053C Hitless Switching Phase Threshold

Reg Address	Bit Field	Туре	Name	Description
0x053B	7:0	R/W	HSW_PHMEAS_THR	10-bit value. Set by CBPro.
0x053C	9:8	R/W	HSW_PHMEAS_THR	

Table 17.141. 0x053D

Reg Address	Bit Field	Туре	Name	Description
0x053D	4:0	R/W	HSW_COARSE_PM_LEN	Set by CBPro.

Table 17.142. 0x053E

Reg Address	Bit Field	Туре	Name	Description
0x053E	4:0	R/W	HSW_COARSE_PM_DLY	Set by CBPro.

Table 17.143. 0x053F

Reg Address	Bit Field	Туре	Name	Description
0x053F	1	R/O	HOLD_HIST_VALID	1 = there is enough historical frequency data collected for valid holdover.
0x053F	2	R/O	FASTLOCK_STATUS	1 = PLL is in Fast Lock operation

Table 17.144. 0x0540 Reserved

Reg Address	Bit Field	Туре	Name	Description
0x0540	7:0	R/W	RESERVED	This register is used when making certain changes to the device. See 4.2 Dynamic PLL Changes for more information.

This register is used when making certain changes to the device. See 4.2 Dynamic PLL Changes for more information.

Table 17.145. 0x0588 Hitless Switching Length

Reg Address	Bit Field	Туре	Setting Name	Description
0x0588	3:0	R/W	HSW_FINE_PM_LEN	Set by CBPro.

Table 17.146. 0x0589-0x058A PFD Enable Delay

Reg Address	Bit Field	Туре	Setting Name	Description
0x0589	7:0	R/W	PFD_EN_DELAY	Set by CBPro.
0x058A	12:8	R/W	PFD_EN_DELAY	

Table 17.147. 0x059B Holdover Exit

Reg Address	Bit Field	Туре	Setting Name	Description
0x059B	1	R/W	INIT_LP_CLOSE_HO	1: ramp on initial lock
				0: no ramp on initial lock
0x059B	4	R/W	HOLD_PRESERVE_HIST	Set by CBPro
0x059B	5	R/W	HOLD_FRZ_WITH_INTONLY	Set by CBPro.
0x059B	6	R/W	HOLDEXIT_BW_SEL0	Set by CBPro. See HOLDEXIT_BW_SEL1.
0x059B	7	R/W	HOLD_EXIT_STD_BO	Set by CBPro.

When a DSPLL is initialized without a valid input clock, it will go into Free Run. If INIT_LP_CLOSE_HO = 1, when a valid clock first becomes available, the output frequency will ramp from its Free Run frequency to its new, locked frequency. If INIT_LP_CLOSE_HO = 0, the loop will simply close to the new frequency, which might cause an output phase transient. INIT_LP_CLOSE_HO = 0 is provided for backwards compatibility.

Table 17.148. 0x059D Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x059D	5:0	R/W	HOLDEXIT_BW0	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 17.149. 0x059E Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x059E	5:0	R/W	HOLDEXIT_BW1	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 17.150. 0x059F Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x059F	5:0	R/W	HOLDEXIT_BW2	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 17.151. 0x05A0 Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x05A0	5:0	R/W	HOLDEXIT_BW3	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 17.152. 0x05A1 Holdover Exit BW

Reg Address	Bit Field	Туре	Setting Name	Description
0x05A1	5:0	R/W	HOLDEXIT_BW4	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 17.153. 0x059A2 Holdover Exit BW

Reg Address	Bit Field	Type	Setting Name	Description
0x05A2	5:0	R/W	HOLDEXIT_BW5	Set by CBPro to set the PLL bandwidth when exiting holdover, works with HOL-DEXIT_BW_SEL0 and HOLD_BW_SEL1

Table 17.154. 0x05A6 Hitless Switching Control

Reg Address	Bit Field	Type	Setting Name	Description
0x05A6	2:0	R/W		Size of the frequency ramp steps when ramping between inputs or when exiting holdover. Calculated by CBPro based on selection.

Reg Address	Bit Field	Туре	Setting Name	Description
0x05A6	3	R/W	RAMP_SWITCH_EN	Ramp Switching Enable
				0: Disable Ramp Switching
				1: Enable Ramp Switching (default)

17.7 Page 9 Registers Si5342

Table 17.155. 0x090E XAXB Configuration

Reg Address	Bit Field	Туре	Name	Description
0x090E	0	R/W	XAXB_EXTCLK_EN	0 to use a crystal at the XAXB pins
				1 to use an external clock source at the XAXB pins

Table 17.156. 0x0943 Control I/O Voltage Select

Reg Address	Bit Field	Туре	Name	Description
0x0943	0	R/W	IO_VDD_SEL	0 for 1.8 V external connections
				1 for 3.3 V external connections

The IO_VDD_SEL configuration bit selects the option of operating the serial interface, and other control/status IO which are not controlled by VDDS via either the VDD or VDDA pins. These pins are always 3.3 V tolerant even when the device's VDD pin is supplied from a 1.8 V source. When the I 2 C or SPI host is operating at 3.3 V and the Si5345/44/42 at VDD = 1.8 V, the host must write the IO_VDD_SEL configuration bit to the VDDA option. This will ensure that both the host and the serial interface are operating at the optimum voltage thresholds. The pins that are controlled by the IO_VDD_SEL bit are I2C_SEL, IN_SEL, RSTb, OEb, A1, SCLK, A0/CSb, SDA/SDIO, INTRb, and SDO.

Table 17.157. 0x0949 Clock Input Control and Configuration

Reg Address	Bit Field	Туре	Name	Description
0x0949	3:0	R/W	IN_EN	0: Disable and Powerdown Input Buffer.
				1: Enable Input Buffer for IN3–IN0.
0x0949	7:4	R/W	IN_PULSED_CMOS_EN	0: Standard Input Format.
				1: Pulsed CMOS Input Format for IN3–IN0. See 5. Clock Inputs for more information.

When a clock input is disabled, it is powered down.

Input 0 corresponds to IN_SEL 0x0949 [0], IN_PULSED_CMOS_EN 0x0949 [4]

Input 1 corresponds to IN_SEL 0x0949 [1], IN_PULSED_CMOS_EN 0x0949 [5]

Input 2 corresponds to IN_SEL 0x0949 [2], IN_PULSED_CMOS_EN 0x0949 [6]

Input 3 corresponds to IN SEL 0x0949 [3], IN PULSED CMOS EN 0x0949 [7]

Table 17.158. 0x094A Input Clock Enable to DSPLL

Reg Address	Bit Field	Туре	Setting Name	Description
0x094A	3:0	R/W	INX_TO_PFD_EN	Value calculated in CBPro

Table 17.159. 0x094E-0x094F Input Clock Buffer Hysteresis

Reg Address	Bit Field	Туре	Setting Name	Description
0x094E	7:0	R/W	REFCLK_HYS_SEL	Value calculated in CBPro
0x094F	3:0	R/W	REFCLK_HYS_SEL	

Table 17.160. 0x095E MXAXB Fractional Mode

Reg Address	Bit Field	Туре	Setting Name	Description
0x095E	0	R/W	MXAXB_INTEGER	Set by CBPro.

17.8 Page A Registers Si5342

Table 17.161. 0x0A02 Output Multisynth Integer Divide Mode

Reg Address	Bit Field	Type	Name	Description
0x0A02	4:0	R/W	N_ADD_0P5	Value calculated in CBPro

Table 17.162. 0x0A03 Output Multisynth Clock to Output Driver

Reg Address	Bit Field	Туре	Name	Description
0x0A03	4:0	R/W	N_CLK_TO_OUTX_EN	Routes Multisynth outputs to output driver muxes.

Table 17.163. 0x0A04 Output Multisynth Integer Divide Mode

Reg Address	Bit Field	Туре	Name	Description
0x0A04	4:0	R/W	N_PIBYP	Output Multisynth integer divide mode. Bit 0 for ID0, Bit 1 for ID1, etc.
				0: Nx divider is fractional.
				1: Nx divider is integer.

A soft reset reg 0x001C [0] should be asserted after changing any of these bits. If it is expected that any of the N dividers will be changing from integer to fractional, it is recommended that the corresponding bits be initialized to 0 so that when the change from integer to fractional occurs there will be no need for a soft reset. For this reason, digitally controlled oscillator (DCO) and frequency on the fly (FOTF) applications should have zeros for these bits. See "AN858: DCO Applications with the Si5345/44/42" for more information.

Table 17.164. 0x0A05 Output Multisynth Divider Power Down

Reg Address	Bit Field	Туре	Name	Description
0x0A05	4:0	R/W	N_PDNB	Powers down the N dividers.
				Set to 0 to power down unused N dividers.
				Must set to 1 for all active N dividers.
				See also related registers 0x0A03 and 0x0B4A.

Table 17.165. 0x0A14-Nx_HIGH_FREQ

Reg Address	Bit Field	Туре	Name	Description
0x0A14	3	R/W	N0_HIGH_FREQ	Set by CBPro.
0x0A1A	3	R/W	N1_HIGH_FREQ	Set by CBPro.

17.9 Page B Registers Si5342

Table 17.166. 0x0B24

Reg Address	Bit Field	Туре	Name	Description
0x0B24	3:0	R/W	RESERVED	Reserved.
				This register is used when making certain changes to the device. See 4.2 Dynamic PLL Changes for more information.

Table 17.167. 0x0B25

Reg Address	Bit Field	Туре	Name	Description
0x0B25	3:0	R/W	RESERVED	Reserved.
				This register is used when making certain changes to the device. See 4.2 Dynamic PLL Changes for more information.

Table 17.168. 0x0B44 Output Multisynth Clock to Output Driver

Reg Address	Bit Field	Туре	Name	Description
0x0B44	3:0	R/W	PDIV_FRACN_CLK_DIS	Disable digital clocks to input P (IN0–3) fractional dividers.
0x0B44	5	R/W	FRACN_CLK_DIS_PLL	Disable digital clock to M fractional divider.

Table 17.169. 0x0B46

Reg Address	Bit Field	Туре	Name	Description
0x0B46	3:0	R/W	LOS_CLK_DIS	Set to 0 for normal operation.

Table 17.170. 0x0B47

Reg A	ddress	Bit Field	Type	Name	Description
0x0	B47	4:0	R/W	OOF_CLK_DIS	Set to 0 for normal operation.

Table 17.171. 0x0B48 OOF Divider Clock Disables

Reg Address	Bit Field	Туре	Name	Description
0x0B48	4:0	R/W	OOF_DIV_CLK_DIS	Set to 0 for normal operation
				Digital OOF divider clock user disable. Bits 3:0 are for IN3,2,1,0, Bit 4 is for OOF for the XAXB input

Table 17.172. 0x0B4A Divider Clock Disables

Reg Address	Bit Field	Туре	Name	Description
0x0B4A	4:0	R/W	N_CLK_DIS	Disable digital clocks to N dividers. Must be set to 0 to use each N divider. See also related registers 0x0A03 and 0x0A05.

Table 17.173. 0x0B57-0x0B58 VCO Calcode

Reg Address	Bit Field	Туре	Name	Description
0x0B57	7:0	R/W	VCO_RESET_CALCODE	12-bit value. Controls the VCO frequency when a reset
0x0B58	11:8	R/W	VCO_RESET_CALCODE	occurs.

18. Setting the Differential Output Driver to Non-Standard Amplitudes

In some applications, it may be desirable to have larger or smaller differential amplitudes than those produced by the standard LVPECL and LVDS settings, as selected by CBPro. In these cases, the following information describes how to implement these amplitudes by writing to the OUTx_CM and OUTx_AMPL setting names. Contact Skyworks for assistance if you want your custom configured device to be programmed for any of the settings described here.

The differential output driver has a variable output amplitude capability and two basic formats, normal and low-power format. The difference between these two formats is that the normal format has an output impedance of \sim 100 Ω differential, and the low-power format has an output impedance of > 500 Ω differential. Note that the rise/fall time is slower when using the Low Power Differential Format. See the Si5345/44/42 data sheet for rise/fall time specifications.

If the standard LVDS or LVPECL compatible output amplitudes will not work for a particular application, the variable amplitude capability can be used to achieve higher or lower amplitudes. For example, a "CML" format is sometimes desired for an application. However, CML is not a defined standard, and hence the amplitude of a CML signal for one receiver may be different than that of another receiver.

When the output amplitude needs to be different than standard LVDS or LVPECL, the Common Mode Voltage settings must be set as shown in Table 18.1 Output Differential Common Mode Voltage Settings on page 209. No settings other than these are supported as the signal integrity could be compromised. In addition, the output driver should be ac-coupled to the load so that the common-mode voltage of the driver is not affected by the load.

Table 18.1. Output Differential Common Mode Voltage Settings

VDDOx (Volts)	Differential Format	OUTx_FORMAT	Common Mode Voltage (Volts)	OUTx_CM
3.3	Normal	0x1	2.0	0xB
3.3	Low Power	0x2	1.6	0x7
2.5	Normal	0x1	1.3	0xC
2.5	Low Power	0x2	1.1	0xA
1.8	Normal	0x1	0.8	0xD
1.8	Low Power	0x2	0.8	0xD

The differential amplitude can be set as shown in the following table.

Table 18.2. Typical Differential Amplitudes¹

OUTx_AMPL	Normal Differential Format	Low-Power Differential Format
	(Vpp SE mV – Typical)	(Vpp SE mV – Typical)
0	130	200
1	230	400
2	350	620
3	450	820
4	575	1010
5	700	1200
6	810	1350 ²
7	920	1600 ²
4 5 6	575 700 810	1010 1200 1350 ²

Note:

- 1. These amplitudes are based upon a 100 Ω differential termination.
- 2. In low-power mode and VDDOx = 1.8 V, OUTx AMPL may not be set to 6 or 7.

Si5345, Si5344, Si5342 Rev. D Family Reference Manual • Setting the Differential Output Driver to Non-Standard Amplitudes

See the register map portion of this document for additional information about OUTx_FORMAT, OUTx_CM and OUTx_AMPL. Contact Skyworks for assistance if you require a factory-programmed device to be configured for any of the output driver settings listed above.

19. Revision History

Revision 1.3

September 2018

- · Updated input and output termination diagrams.
- · Updated HWReset delay info when in Zero Delay Mode

Revision 1.2

January 2018

- · Updated register descriptions to include all reported registers from CBPro.
- · General content revisions throughout to address minor updates to descriptive sections.

Revision 1.1

May 2017

- Removed the recommended crystals and oscillators list. The list will now be maintained in the Si534x-8x Recommended Crystals Reference Manual.
- Updated 4.2 Dynamic PLL Changes.

Revision 1.0

July 2016

· Initial release.









www.skyworksinc.com/CBPro



Quality www.skyworksinc.com/quality



Support & Resources www.skyworksinc.com/support

Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.