

Simblee™ RFD77402 IoT 3D ToF Sensor Module



Simblee™ IoT 3D ToF Sensor Module RFD77402 DATASHEET

Features

- Fully Integrated microelectronic device with an embedded sensor and VCSEL(Vertical Cavity Surface Emitting Laser)
 - 850 nm VCSEL and electronic driver
 - Optical receiver sensor and optics
 - Microelectronic controller
- Time-of-Flight (ToF) is a highly accurate distance mapping and 3D imaging technology
- Eye safe invisible infrared (IR) illumination using a class 1 laser emitter
- High accuracy and high repeatability
- I²C interface for device control and data transfer.
- Ultra-small SMD package
- Standard solder reflow compatible
- Lead-free, RoHS compliant
- Small size 4.8mm x 2.8mm x 1mm

Applications

- Absolute and highly accurate distance measurement at distances ranging from 100 mm to 2000 mm
- User detection for IoT devices
- Robotics applications such as obstacle detection and obstacle avoidance
- White goods type of applications such as hand detection in automatic faucets and soap dispensers
- 1D gesture recognition
- Directional movement detection along Z-axis
- Volume or height control

1



Contents

| Features | |
|---|-------------------|
| Applications | |
| 1 General Characteristics | |
| 1.1 Technical Specifications | 5 |
| Table 1: Technical Specifications | 5 |
| 1.2 Electrical Specifications | |
| Table 2: Electrical Characteristics | 5 |
| 1.3 System Block Diagram and Device Pinout | 6 |
| Figure 1: RFD77402 Block Diagram and Device Pinout (top view) | |
| Table 3: Device Pinout | |
| 1.4 Electrical Connectivity | 7 |
| Figure 2: Electrical Connectivity Schematic | 7 |
| 2 Module Interface | 8 |
| 2.1 Electrical Interface | |
| 2.1.1 I ² C Single Byte Access | |
| Figure 3: I ² C Basic 8-bit Read and Write Cycles | |
| 2.1.2 I ² C Write Access with Auto Increment and Word Mode Features | |
| Figure 4: I ² C Write Direct Access: Auto Increment and Word Mode Options | |
| 2.1.3 I ² C Read Access with Address Auto Increment and Word Mode Features | |
| Figure 5: I ² C Burst Read: Address Auto Increment and Word Mode | |
| 2.1.4 I ² C Write Indirect Addressing with Address Auto Increment and Word Mode | 10 |
| Figure 6: I ² C Indirect Address Burst Write with Address Auto Increment and Word Mo | ode10 |
| Figure 7: I ² C Indirect Address Write with Address Auto Increment and Word Mode (1 | -Byte Access)10 |
| Figure 8: I ² C Indirect Address Write with Address Auto Increment and Word Mode (2 | -Byte Access)11 |
| 2.1.5 I ² C Read Indirect Addressing with Address Auto Increment and Word Mode | 11 |
| Figure 9: I ² C Burst Read Indirect Addressing | 11 |
| Figure 10: I ² C Indirect Address Read with Address Auto Increment and Word Mode (| 1-Byte Access12 |
| Figure 11: I ² C Indirect Address Read with Address Auto Increment and Word Mode (| (2-Byte Access)13 |
| 2.1.6 I ² C Timing Information | 14 |
| Figure 12: I ² C Timing Characteristics Definitions | 14 |
| Table 2: I ² C Timing Characteristics Information | 14 |
| 2.2 Host Interface Power Management | 15 |
| Figure 13: Module State Diagram | 15 |
| 2.2.1 Standby / Leakage in Different Electrical Conditions | 16 |
| Table 5: 12C SCL/SCA Power-un/down Sequence | 16 |

Simblee™ RFD77402



| 2.2.2 | 2 Power-up and power-down Sequence | 16 |
|---------|---|----|
| Fig | gure 14: I ² C SCL/SDA Power-up/down Sequence | 16 |
| 2.3 | Module Programming Interface | 16 |
| Ta | able 6: Host Interface Registers | 17 |
| 2.3.1 | 1 Configuration Parameters | 18 |
| Ta | able 7: Configuration Parameters Used to Configure the Module | 18 |
| 2.3.2 | 2 Module Interface Registers | 19 |
| Ta | able 8: Interrupt Control Status Register | 19 |
| Ta | able 9: Interrupt Enable Register | 20 |
| Ta | able 10: Command Register | 20 |
| Ta | able 11: Device Status Register | 21 |
| Ta | able 12: Result Register | 21 |
| Ta | able 13: Result Confidence Register | 22 |
| Ta | able 14: Command Configuration Register A | 22 |
| Ta | able 15: Command Configuration Register B | 22 |
| Ta | able 16: Host to MCPU Mailbox Register | 23 |
| Ta | able 17: MCPU to Hot Mailbox Register | 23 |
| Ta | able 18: PMU Configuration Register | 24 |
| Ta | able 19: I ² C Address Pointer Register | 24 |
| Ta | able 20: I ² C Data Port Register | 25 |
| Ta | able 21: I ² C Init Configuration Register | 25 |
| Ta | able 22: MCPU Power Management Control Register | 26 |
| 2.3.3 | 3 Hardware Configuration Registers | 26 |
| Ta | able 23: HW/FW Configuration Register 0 | 26 |
| Ta | able 24: HW/FW Configuration Register 1 | 26 |
| Ta | able 25: HW/FW Configuration Register 2 | 27 |
| Ta | able 26: HW/FW Configuration Register 3 | 27 |
| 2.3.4 | 4 Other I ² C Host Registers | 28 |
| Ta | able 27: Module Chip ID Register | 28 |
| Ta | able 28: Patch Memory Configuration Control Register | 28 |
| 3 Prog | ramming Guide | 29 |
| 3.1 | Programming Flow Charts | 29 |
| Fiç | gure 15: Power-up Initialization | 29 |
| 3.1.1 | 1 Single Measure | 30 |
| Fiç | gure 16: Single Measure Flow Chart | 30 |
| 4 Perfo | ormance | 31 |
| 4.1 | Measurement Conditions and Accuracy | 31 |

Simblee™ RFD77402



| Figure 17: Scatter Chart Showing Measured Distances Versus Actual Distance |) 31 |
|--|-----------------|
| 4.2 Maximum Ranging Distance and Ranging Accuracy | 32 |
| Table 29: Range Accuracy Information in the Range of 50mm to 2000mm | 32 |
| 5 Mechanical Dimensions | 33 |
| Figure 18: Overall Dimensions | 33 |
| Figure 19: Landing Pad and Solder Pad Recommendation | 33 |
| Figure 20: Field of View (FoV) and Field of Illumination (FoI) | 34 |
| 6 Cover Glass Selection Guide | 34 |
| 7 Recommend Reflow Temperature Profile | 34 |
| Figure 21: Solder Profile | 34 |
| Table 30: Recommended Reflow Profile | 35 |
| 8 Packaging (Tape and Reel Dimensions) | 36 |
| Figure 22: Product Packaging Arrangement | 36 |
| 9 Storage Conditions | 37 |
| Table 31: Recommended Storage Conditions | 37 |
| 10 RoHS and REACH Compliance | 37 |
| 11 Eye Safety Considerations | 37 |
| Figure 23: Class 1 Laser Product Label | 37 |
| | |



1 General Characteristics

1.1 Technical Specifications

Performance and power consumption can be tuned to the application needs by changing configuration and/or through a customized firmware.

Table 1: Technical Specifications

| Parameter | Unit | Description |
|--------------------------------|--------|-------------------------|
| Package size | mm | 4.8 x 2.8 x 1.0 (LxWxH) |
| Interface | | I2C (up to 1 MHz) |
| Light source (type/wavelength) | nm | VCSEL / 850 nm |
| Field of Illumination | degree | 29° @1/e2 |
| Field of View | degree | 55° @1/e2 |
| Measurement range | mm | 100 mm to 2000 mm (*) |
| Maximum refresh rate | Hz | 10 |
| Precision | % | +/-10 (*) |
| Laser eye safety | | Class 1 laser product |
| MSL | | Class 3 |

^(*) target with 90% reflectivity in dark environment and no cover glass

1.2 Electrical Specifications

Table 2: Electrical Characteristics

| Parameter | Unit | Min | Тур | Max |
|---|----------------------|-----------------------------|-----|-----------------|
| Standby current | μΑ | 9.3 | 9.7 | 15 |
| Current consumption (@ full range, 10 Hz –worst case) | mA | - | 7 | 15 |
| Operating voltage | V_{DD} | 2.7 | 3.0 | 3.3 |
| Pull-up voltage | V _{pull-up} | 1.8 | - | VDD |
| Interrupt Pull-up Voltage | VINT | 1.8 +/- 10% ^(3*) | - | V _{DD} |
| Operating temperature | °C | -10 | - | 60 |
| Temperature not to exceed | °C | - | - | 250 |

I2C: SDA and SCL

| V _{IL} | V | 0 | - | 0.56 |
|---|----|------|------|-----------------|
| V _{IH} | V | 1.29 | - | V _{DD} |
| V oL (@ 3 mA) | V | - | 0.02 | - |
| lo _L (@ V _{OL} = 0.4 V) | mA | - | 8 | - |

^(*) Note that a pull-up to 1.8V implies that INT pin is configured as open drain (failure in doing so will cause high leakage).



1.3 System Block Diagram and Device Pinout

Figure 1: RFD77402 Block Diagram and Device Pinout (top view)





Table 3: Device Pinout

| Pin Number | Signal Name | Signal Type | Signal Description |
|------------|-----------------|--------------------------------|-------------------------------------|
| 1 | INT | Digital output | Indicator pin for valid measurement |
| 2 | NC | NC | No Connect |
| 3 | NC | NC | No Connect |
| 4 | NC | NC | No Connect |
| 5 | SCL | SCL Digital input 12C serial c | |
| 6 | SDA | Digital input/output | I2C serial data |
| 7 | NC | NC | No Connect |
| 8 | V _{DD} | Supply | Power Supply |
| 9 | GND | Ground | To be connected to main ground |
| 10 | V _{DD} | Supply | Power Supply |
| 11 | NC | NC | No Connect |
| 12 | GND | Ground | To be connected to main ground |



1.4 Electrical Connectivity

Figure 2: Electrical Connectivity Schematic





2 Module Interface

2.1 Electrical Interface

The Simblee Time-of-Flight (TOF) Module interface is a standard 7-big address I²C slave (slave ID 0x4C) device capable up to 1Mbit/s.

The ToF module I²C interface supports a direct 8-bit addressing scheme used to access the module user's register set. This addressing scheme is functional also during standby mode since the module interface and the user's register set remain powered for a faster response.

The module I²C interface supports an additional 16-bit indirect addressing scheme that is mainly used for debugging purpose or special operations.


Both direct and indirect addressing schemes support the I²C address auto increment feature and word mode. When the address auto increment feature is disabled, the word mode setting is ignored. Word mode setting controls the data source/destination only when address auto increment is enabled. In such case the word mode forces the transferred data stream to be sequentially read from (or written to) the same 15-byte location pointed by the initial address.

The auto increment features and other modes of operation of the I²C interface are controlled by the I²C Init Configuration Register.

2.1.1 I²C Single Byte Access

When accessing the device one byte at a time there is no dependency from the I²C Init Configuration Register.

Figure 3: I²C Basic 8-bit Read and Write Cycles






2.1.2 I²C Write Access with Auto Increment and Word Mode Features


When performing a burst write to the I²C interface, the module response depends on the setting of bits 1:0 of the I²C Init Configuration Register controlling the address auto increment features and word mode. If none of these modes are enabled, the data burst write is going to be directed to the same I²C address. In case of address auto increment, the data is written sequentially to the location starting with initial the I²C address. In case both modes are enabled, each 2-byte from the data burst stream is going to overwrite the 2-byte location pointed by the I²C address.

Figure 4: I²C Write Direct Access: Auto Increment and Word Mode Options



2.1.3 I²C Read Access with Address Auto Increment and Word Mode Features

The behavior of the address auto increment and word mode features are similar to the one previously described for the I²C burst write.



8-bit data is read from the location starting from I2C Address (I2C_A) ending at I2C_A+N-1



2.1.4 I²C Write Indirect Addressing with Address Auto Increment and Word Mode

As previously mentioned, the ToF module supports an I²C indirect address scheme. In this case, the 16-bit address is written to the register. Each subsequent byte will be written to the 16-bit address location pointed by the register in a manner that depends on bits 2:3 of the I²C Init of the Configuration Register (address auto increment and word mode control bits).

Figure 6: I²C Indirect Address Burst Write with Address Auto Increment and Word Mode

I2C Burst Write Indirect with both Auto Increment and Word Modes Enabled




Figure 7: I²C Indirect Address Write with Address Auto Increment and Word Mode (1-Byte Access)







Figure 8: I²C Indirect Address Write with Address Auto Increment and Word Mode (2-Byte Access)



2.1.5 I²C Read Indirect Addressing with Address Auto Increment and Word Mode

The indirect addressing I2C read follows the same rules as described above in terms of address auto increment and word mode.

Figure 9: I²C Burst Read Indirect Addressing







Figure 10: I²C Indirect Address Read with Address Auto Increment and Word Mode (1-Byte Access

I2C Read Indirect with both Auto Increment and Word Modes Enabled (1-Byte Access)



I2C Read Indirect with Auto Increment Enabled Word Mode Disabled (1-Byte Access)






Figure 11: I²C Indirect Address Read with Address Auto Increment and Word Mode (2-Byte Access)

I2C Read Indirect with both Auto Increment and Word Modes Enabled (2-Byte Access)



(IntAddr+N-1)=>DataN-1 NA_m P

S Slave Address (0x4C) R A_s (IntAddr+N-1)=>DataN-1 A_m



2.1.6 I²C Timing Information

Figure 12: I²C Timing Characteristics Definitions




Table 2: I²C Timing Characteristics Information


| Parameter | Definition | Min | Max | Unit |
|----------------------|---|------------------|------|------|
| fscı | I2C SCL clock frequency | 100 | 1000 | kHz |
| † _{HD,STAs} | I2C (repeated) start condition hold time | 0.26 | - | μs |
| tLOW | Low period of the SCL clock | 0.5 | - | μs |
| t _{HIGH} | High period of the SCL clock | 0.26 | - | μs |
| t _{su,sta} | Setup time for a repeated I2C start condition | 0.26 | - | μs |
| †HD,DAT | I2C data hold time | 0 | - | ns |
| t _{su,DAT} | 12C data setup time | 50 | - | ns |
| tr | Rise time of SDA and SCL signals | - | 120 | ns |
| tr | Fall time of SDA and SCL signals | 20 x (VDD/5.5 V) | 120 | ns |
| tsu,sto | Setup time for I2C stop condition | 0.26 | - | μs |
| t _{VD,DAT} | I2C data valid time | - | 0.45 | ns |
| t _{VD,ACK} | I2C data valid acknowledge time | - | 0.45 | ns |



2.2 Host Interface Power Management

The module enters standby mode once power is applied. To wake up the module to a fully on state (MCPU responding) the user must set to '1' bit 9 ("MCPU_Init_State") of the register PMU Configuration Register at address 0x14 and then issue a command that will then cause the MCPU to wake up. A command issued to the module with "MCPU_Init_State" not set to '1' will cause the module to exit the Standby state and go in MCPU OFF state. In this state power is applied to the rest of the module but the MCPU is off.

Figure 13: Module State Diagram





2.2.1 Standby / Leakage in Different Electrical Conditions


Table 5: I²C SCL/SCA Power-up/down Sequence

| Electrical Conditions | | Max Leakage (μA) |
|------------------------------|-----|------------------|
| V _{12C_pull-up} VDD | | MLAX-0X |
| 0 V | 0 V | No leakage |
| 1.8 V | 0 V | No Leakage |
| 0 | 3 V | 60 μΑ |
| 1.8 V | 3 V | 15 μΑ |

2.2.2 Power-up and power-down Sequence

Figure 14 below shows the RFD77402 power up and power down sequence. Please note that the module itself has no restrictions in terms of VDD and VI²C_pull-up sequencing, but in the case of VDD ON while VI²C_pull-up supply unit offers a path to GND. The value of such leakage current depends on the power supply impedance to GND. Therefore, unless the power supply unit offers a significantly high impedance to GND limiting such leakage, the application designer should avoid keeping VDD ON while VI²C_pull-up Is OFF for a long time (steady state).

Figure 14: I²C SCL/SDA Power-up/down Sequence



2.3 Module Programming Interface

The I²C Interface registers defined in this section remain powered when in standby mode. For this reason, these registers are accessible at any time through the I²C direct address scheme.

Note that the addresses of these registers are provided as 16-bit addresses according to the internal MCPU memory map. The external user must use the least significant byte of the address to access these registers through the I²C direct addressing scheme.



Table 6: Host Interface Registers

| Name | I2C Address | Туре | Size [Bytes] | Description |
|---------------|----------------|------|-----------------|---|
| ICSR | 0x00 | R/W | 1 | Interrupt Control Status Register |
| IER | 0x02 | R/W | 1 | Interrupt Enable Register |
| Cmd_R | 0x04 | R/W | 1 | Command Register |
| Dev_Status_R | 0x06 | R/O | 2 | Device Status Register |
| RsIt_R | 0x08 | R/O | 2 | Result Register |
| RsltCnfdR | 0x0A | R/O | 2 | Result Confidence Register |
| Cmd_CfgR_A | 0x0C | R/W | 2 | Command Configuration Register A |
| Cmd_CfgR_B | 0x0E | R/W | 2 | Command Configuration Register B |
| H2M_mbx | 0x10 | R/W | 2 | Host to MCPU Mailbox Register |
| M2H_mbx | 0x12 | R/O | 2 | : MCPU to Host Mailbox Register |
| PMU_Cfg | 0x14 | R/W | 2 | : PMU Configuration Register |
| I2C_Ad_ptr | 0x18 | R/W | 2 | I2C Address Pointer Register |
| I2C_Data_port | 0x1A | R/W | 1 | I2C Data Port Register |
| I2C_Init_cfg | 0x1C | R/W | 1 | I2C Init Configuration Register |
| MCPU_PM_Ctrl | 0x1E | R/W | 1 | MCPU Power Management Control Register |
| HFCfg_0 | 0x20 | R/W | 2 | HW/FW Configuration Register 0 |
| HFCfg_1 | 0x22 | R/W | 2 | HW/FW Configuration Register 1 |
| HFCfg_2 | 0x24 | R/W | 2 | HW/FW Configuration Register 2 |
| HFCfg_3 | 0x26 | R/W | 2 | HW/FW Configuration Register 3 |
| Mod_Chip_ID | 0x28 | R/O | 2 | Module Chip ID Register |
| Ptch_MCfg | 0x2A | R/W | 2 | Patch Memory Configuration Control Register |



2.3.1 Configuration Parameters

Table 7: Configuration Parameters Used to Configure the Module

| Parameter Name | Field | Suggested Value | Register | Description |
|---|-------------------------------|--------------------|-------------------------|---|
| Refresh Rate Continuous Measurement | Cmd-CfgR-A | 0x01 | Cmd_CfgR_A [6:0] @ 0x0C | Refresh Rate for continuous measurement in 100s of milliseconds |
| HFCfg_0 | HFCfg_0 (11:0) | 0x7D0 | HFCfg_0[11:0] @ 0x20 | HW/FW Configuration Register 0 |
| HFCfg_1 | HFCfg_1 (11:0) | 0x008 | HFCfg_1[11:0] @ 0x22 | HW/FW Configuration Register 1 |
| HFCfg_2 | HFCfg_2 [3:0] | 0xA | HFCfg_2[15:12] @ 0x24 | HW/FW Configuration Register 2 |
| HFCfg_3 | HFCfg_3 | 1 | HFCfg_3[4] @ 0x26 | HW/FW Configuration Register 3 |
| HFCfg_3b | HFCfg_3b | 1 | HFCfg_3b [7] @ 0x26 | HW/FW Configuration Register 3b |
| Conditional Measurement | Cond_measurement _ready_ev | 0 | HFCfg_3[11] @ 0x26 | A '1' enables conditional measurement ready event. |



2.3.2 Module Interface Registers

The following registers are used by the system host for module configuration and for operational communication. The user should not attempt to modify reserved fields as this could cause unpredictable behavior.

Table 8: Interrupt Control Status Register

Name: ICSR General Description:

Address: 0x00 This register is used by the I2C host to configure, gain status

information and clear the interrupts.

Size: 1 Byte

| Size: | 1 Byte | | |
|-------|-----------------|------|---|
| Bit | Name | Туре | Detailed Description |
| 0 | Int_Clr_cfg | R/W | Interrupt clear mechanism. A '1' causes the Int_status(0) to be cleared by the Host reading the Result Register. A '0' causes the same interrupt to be cleared by a host read of the Interrupt Control Status Register. Typical setting is '1'. |
| 1 | Int_clr_type | R/W | A '1' in this register disables the clearing of interrupt upon reading. In such condition interrupts are clearing by writing a '1' to the proper "Int_Clr" bit in the Interrupt Enable Register. |
| 2 | INT_MODE | R/W | PAD INT_mode. When '0' the interrupt pad is open drain. When '1' it is in push-pull mode. |
| 3 | INT_Polarity | R/W | INT_polarity. When '0' interrupts are active low. When '1' interrupts are active high. |
| 7:4 | Int_status(3:0) | R/O | These bits are used to indicate the source of the interrupt. Note that the functionality of these bits is independent from the interrupts being enabled or not. If interrupts are disabled the I2C Host system will need to poll on these bits. Note that interrupts are generated by MCPU write/read activities. |
| | | | Bit 0: A '1' indicates the presence of an active interrupt related to newly available data in the Result Register. This bit can be cleared by the Host reading the ICSR or the Result Register depending on the setting of bit 0 (int_clr_cfg) |
| | | | Bit1: A '1' indicates an active interrupt related to a newly available message in the M2H mailbox register. This bit is cleared by the Host reading the M2H mailbox register. |
| | | | Bit 2: A '1' indicates that the MCPU have read the H2M mailbox register and that the Host can write it again without the risk to overwrite the previous data. This bit is cleared by Host reading the ICSR. |
| | | | Bit 3: A '1' indicates that a device HW reset has happen and is completed. |



Table 9: Interrupt Enable Register

Name: IER General Description:

Address: 0x02 This register is used to enable the individual source of interrupt to

Size: 1 Byte the I2C host system.

Bit Name Type Detailed Description

3:0 Int_En(3:0) R/W Interrupt Enable:
 A '1' in any of these bits enables the notification/interrupt correspondent to associated Int_status bit in the ICSR register.

7:4 Int_Clr(3:0) W/O When the int_rdclr_dis bit is active, the Host needs to use these

associated interrupt.

Table 10: Command Register

1 Byte

Size:

Name: Cmd_R General Description:

Address: 0x04 This register is used by the host to issue predefined commands.

A write to this register will generate an interrupt. A particular

opcode is also reserved for reset or standby. If MCPU is in sleep mode, any write to this register should cause the HW to take the necessary actions (turn on oscillator) required for MCPU to

bits to clear interrupts. A '1' written to any of these bits clears the

be able to respond to the command.

| Bit | Name | Туре | Detailed Description |
|-----|-----------------|------|--|
| 5:0 | Cmd_Opcode(5:0) | R/W | Command Opcode: 0x01 - Single measure 0x10 - Go Standby 0x11 - Go MCPU off state 0x12 - Wake up MCPU to ON mode |
| 6 | Reset | R/W | Reset. A transition from 0 to 1 will be interpreted by the hardware as a reset to initial power-up state (standby). |
| 7 | Valid | R/W | This bit is written as '1' to indicate a valid command. An MCPU read of this register causes this bit to be cleared (command acknowledge indication to host). If the Host writes '1' to this bit (indicating need for acknowledge) it should also refrain from writing a new Cmd_Opcode until this bit is cleared by MCPU. |



Table 11: Device Status Register

Name: Dev_Status_R General Description:

Address: 0x06 This register is used to report general status information.

Size: 2 Bytes

| Bit | Name | Туре | Detailed Description |
|------|----------------|------|--|
| 4:0 | PM_status(4:0) | R/O | These bits are used to report module status: 0x00 – Standby (lowest module power mode) 0x10 – MCPU off (SRAM init) 0x18 – MCPU on |
| 5 | Osc_status | R/O | A '1' indicates that the oscillator is enable and running. |
| 6 | CPU_status | R/O | A '1' indicates that the MCPU is in WFI (power on, clock freeze). A '0' indicates that it is in normal mode |
| 7 | Pwr_status | R/O | A '1' indicates that main VDD is on and good. If '0' bandgap or main VDD is not enabled or not good. |
| 15:8 | Reserved | R/O | Reserved |

Table 12: Result Register

Name: Rslt_R General Description:

Address: 0x08 This register is used to report the measured distance result.

Size: 2 Bytes

| Bit | Name | Туре | Detailed Description |
|-------|----------|------|---|
| 1:0 | Reserved | R/O | Reserved |
| 12:2 | Distance | R/O | This 11-bit value represents the distance in number of mm (0 to 2047mm). In case of error code different from '00' this field cannot be considered valid. Special conditions: a. Actual distance is greater or equal to 2047mm (max value) b. Error code not equal to 0b00=> distance field set to 0x000. Error code = 0b00 and Distance field = 0x7FF => |
| 14:13 | Err_code | R/O | This 2-bit value represents the error code. This field should be always checked to determine the validity of the distance field. '00' - Distance field valid (no error) '01' - Near target indication (not enough pixels valid) '10' - Far field (not enough signal) '11' - General Error (sensor pixels saturated) |
| 15 | Valid | R/O | A '1' indicates that values loaded in this register are the result of a new calculation reported by the internal MCPU. This event will generate an interrupt to the host system also indicated through the interrupt status register. |



Table 13: Result Confidence Register

| Name: | RsIt_CnfdR | General Description: |
|----------|------------|--|
| Address: | 0x0A | This register provides a measure of the confidence of the result |
| Size: | 2 Bytes | that depends on the detected signal amplitude. |

| Bit | Name | Туре | Detailed Description | | |
|------|------------|------|---|--|--|
| 3:0 | Val_pixels | R/O | Number of valid pixels. If this is 0 also the no FOV will be set indicating the measure is not valid. | | |
| 14:4 | Vec_ampl | R/O | This signal represents the average vector amplitude as a measure of the quality of the measure. Definition of this field depends on internal firmware and can be changed as needed. | | |
| 15 | Reserved | R/O | Reserved | | |

Table 14: Command Configuration Register A

Name: Cmd_CfgR_A General Description:
Address: 0x0C This is used to configure internal parameters.

Size: 2 Bytes

| Bit | Name | Туре | Detailed Description |
|-------|----------|------|----------------------|
| 6:0 | Reserved | R/W | Reserved |
| 7 | Reserved | R/W | Reserved |
| 11:8 | Reserved | R/W | Reserved |
| 15:12 | Reserved | R/W | Reserved |

Table 15: Command Configuration Register B

Name: Cmd_CfgR_B General Description:

Address: 0x0E This is used to configure internal parameters.

Size 2 Bytes

| Bit | Name | Туре | Detailed Description |
|-------|----------|------|----------------------|
| 7:0 | Reserved | R/W | Reserved |
| 11:8 | Reserved | R/W | Reserved |
| 15:12 | Reserved | R/W | Reserved |



Table 16: Host to MCPU Mailbox Register

| Name | H2M_mbx | General Description: This is a mailbox that can be written from the Host and read by the | | | |
|---------------|----------------|---|----------------------|--|--|
| Address: 0x10 | | internal MCPU. The MCPU can enable an interrupt indicating that the Host has written a message to this mailbox. The notification / interrupt is trigger by the Host writing the byte at address 0x011 | | | |
| Size: | 2 Bytes | (high byte of the mailbox). If MCPU is in sleep mode, any write to this register should cause th HW to take the necessary actions (turn on oscillator) required for MCPU to be able to respond to the command. | | | |
| Bit | Name | Туре | Detailed Description | | |
| 15:0 | H2M_data(15:0) | R/W Host to MCPU message | | | |

Table 17: MCPU to Host Mailbox Register

| Name: | M2H_mbx | General Description: | |
|----------|---------|---|--|
| Address: | 0x12 | This is a mailbox that can be written (and also read back) from the MCPU and read by external Host. The Host can enable an interrupt | |
| Size: | 2 Bytes | to be notified when the MCPU writes a message to this mailbox. The notification / interrupt is triggered by the MCPU writing the byte at address 0x013 (high byte of the mailbox). | |
| | | | |

| Bit | Name | Туре | Detailed Description |
|------|----------------|------|----------------------|
| 15:0 | M2H_data(15:0) | R/O | MCPU to Host mailbox |



Table 18: PMU Configuration Register

Name: PMU_Cfg

Address: 0x14 Size: 2 Bytes

| Bit | Name | Туре | Detailed De | escription | |
|-------|--------------------|------|----------------|---|---|
| 3:0 | Reserved | R/W | Reserved | | |
| 7:4 | Patch_mem_dvd(3:0) | R/W | portion of pr | figure Patch men ogramming SRAM d not to lose pow | A can be |
| | | | Bit | Description | |
| | | | 2:0 | '0' - 1.15 V | '4' - 0.95 V |
| | | | | '1' - 1.10 V | '5' - 0.90 V |
| | | | | '2' - 1.05 V | '6' - 0.85 V |
| | | | | '3' - 1.00 V | '7' - 0.80 V |
| | | | 3 | A '1' enables la | ow DVDD mode; |
| 8 | Patch_code_ld_en | R/W | is otherwise r | read only). When | ch code (patch code load is finished clear e only when in CPU |
| 9 | MCPU_init_state | R/W | standby. A '(| s MCPU to run co 0' will hold MCPU to complete. | oming out of off and for external |
| 10 | Reserved | R/W | Reserved | | |
| -11 | Reserved | R/W | Reserved | | |
| 15:12 | Reserved | R/W | Reserved | | |

Table 19: I²C Address Pointer Register

2 Bytes

Size:

Name: I2C_Ad_Ptr General Description:

Address: 0x18 This is the I2C address register with auto increment

capabilities. The Host will write to this register the 16-bit address of the location that it wants to access and then read or write the I2C Data port. During a burst read/write, this register is automatically incremented. This feature allows read/write of data in burst from/to consecutive

locations.

| Bit | Name | Туре | Detailed Description |
|------|--------------------|------|--|
| 15:0 | 12C_addr_reg(15:0) | R/W | I2C port Address register with auto increment capabilities |



Table 20: I²C Data Port Register

Name: I2C_Data_port General Description

Writing or reading to this port is equivalent to write and read the location addressed by the combination of the I2C Address

pointer

Size: 1 Byte

| Bit | Name | Туре | Detailed Description |
|-----|-----------------|------|--|
| 7:0 | I2C_data_p(7:0) | R/W | I2C indirect access Data port. MCPU or debug I2C does not see this port. |

Table 21: I²C Init Configuration Register

Name: I2C_Init_cfg General Description:

Address: 0x1C

Size: 1 Byte

Used for miscellaneous I2C access configuration.

| Bit | Name | Туре | Detailed Description | |
|-----|------------------|------|----------------------|--|
| 7:0 | 12C_acc_cfg(7:0) | R/W | These bits are us | sed to configure I2C access. |
| | | | Bit | Functional Description |
| | | | 0 | A '1' enables address to increment. |
| | | | 1 | A '1' enables 16-bit word access mode (bit 0 should be 1 if this is set. The least significant address bit toggles 0,1,0). |
| | | | 2 | A '1' enables auto increment feature when accessing the data port. |
| | | | 3 | A '1' enables 16-bit word access mode when accessing the data port (bit 2 should be 1 when using this feature). |
| | | | 4 | A '1' enables MCPU debug I2C. |
| | | | 5 | A '1' enables Host debug access. |
| | | | 6 | A '1' enables MCPU debug access. |
| | | | 7 | Reserved |



Table 22: MCPU Power Management Control Register

Name: MCPU_PM_Ctrl General Description:

This register is typically used by the MCPU to control Address: 0x1E

request to PMU.

Size: 1 Byte

| Bit | Name | Туре | Detailed Description |
|-----|-----------------|--------------------|--|
| 0 | MCPU_sleep_rq | R/Wabg | A '1' triggers a request to PMU for MCPU to be turned off. Bit is cleared by hardware after request is acknowledged. |
| 1 | MCPU_standby_rq | R/W _{dbg} | A '1' triggers a request to PMU for MCPU to power down the module in standby mode. Bit is cleared by hardware after request is acknowledged. |
| 2 | Wdt_rst_flag | R/W _{dbg} | Watchdog reset flag. Write a 0 to clear this flag. |
| 7:3 | Pmu_ctrl(5:0) | R/W _{dbg} | Reserved |

2.3.3 Hardware Configuration Registers

These registers are used for hardware or firmware configuration and typically set up once at power up.

Table 23: HW/FW Configuration Register 0

Name: HFCfg_0 General Description:

This register is used to define the saturation threshold of the

Address: 0x20 TOF_SC output.

2 Bytes Size:

| Bit | Name | Туре | Detailed Description |
|-------|----------|------|---|
| 11:0 | HFCfg_0 | R/W | HW/FW Configuration Register 0 (Reserved) |
| 15:12 | Reserved | R/W | Reserved |

Table 24: HW/FW Configuration Register 1

HFCfg_1 General Description: Name

This register is used to define some signal acquisition parameters. Address: 0x22

Size: 2 Bytes

Bit Name **Detailed Description** Type 11:0 HFCfg_1 R/W HW/FW Configuration Register 1 (Reserved) 15:12 Reserved R/W Reserved



Table 25: HW/FW Configuration Register 2

Name: HFCfg_2 **General Description:**

This register is used to define some signal acquisition parameters. Address: 0x24

Size: 2 Bytes

| Bit | Name | Туре | Detailed Description |
|-------|----------|------|---|
| 5:0 | Reserved | R/W | Reserved |
| 11:6 | Reserved | R/W | Reserved |
| 15:12 | HFCfg_2 | R/W | HW/FW Configuration Register 2 (Reserved) |

Table 26: HW/FW Configuration Register 3

Name: HFCfg_3 General Description:

This register is used to define some signal acquisition Address:

0x26 parameters.

2 Bytes Size:

| Bit | Name | Туре | Detailed Description |
|-------|----------|------|---|
| 1:0 | Reserved | R/W | Reserved |
| 3:2 | Reserved | R/W | Reserved |
| 4 | HFCfg_3 | R/W | HW/FW Configuration Register 3 (Reserved) |
| 5 | Reserved | R/W | Reserved |
| 6 | Reserved | R/W | Reserved |
| 7 | IT_mode | R/W | A '1' enables auto adjust of Integration Time (versus fixed). |
| 8 | Reserved | R/W | Reserved |
| 9 | Reserved | R/W | Reserved |
| 10 | Reserved | R/W | Reserved |
| 11 | Reserved | R/W | Reserved |
| 13:12 | Reserved | R/W | Reserved |
| 15:14 | Reserved | R/W | Reserved |



2.3.4 Other I²C Host Registers

Table 27: Module Chip ID Register

Name: Mod_Chip_ID General Description:
Chip ID information

Address: 0x28

Size: 2 Bytes

| Bit | Name | Туре | Detailed Description |
|------|-------------|------|----------------------|
| 15:0 | Revision ID | R/O | Controller ID |

Table 28: Patch Memory Configuration Control Register

Name: Ptch_MCfg General Description:

Address: 0x2A Used to configured the extra 2K SRAM either as PMEM or

DMEM

Size: 2 Bytes

| Bit | Name | Туре | Detailed Description |
|------|---------------|------|--|
| 0 | Patch_mem_cfg | R/W | A '0' configures the 2K SRAM as patch memory mapped at 0xC000. A '1' configures the 2K SRAM block as extended data memory at 0x3000. |
| 7:1 | Reserved | R/W | Reserved |
| 15:8 | Reserved | R/W | Reserved |



3 Programming Guide

3.1 Programming Flow Charts

Figure 15: Power-up Initialization

Read Firmware ID

I2c_readword(0xFFC0, 2 bytes)

Device Power-on Flow Power OFF Set Initialization I2c_writebyte(0x15, 0x06) Drive INT_PAD High Set MCPU_ON I2c_writebyte(0x00,0x04) I2c_writebyte(0x04, 0x92) Configure I2C Interface I2c_writebyte(0x1C, 0x65) Check MCPU ON Status Suggested timeout Every status check = 10ms Whole flow = 100ms *Without consideration of processor speed and availability Set Initialization ToF Configuration I2c_writebyte(0x15, 0x05) I2c_writeword(0x0C, 0xE100) I2c_writeword(0x0E, 0x10FF) 12c_write(0x15, 0x05) equal to i2c_write(0x14, 0x0500) 12c_write(0x15, 0x06) equal to i2c_write(0x14, 0x0600) I2c_writeword(0x20, 0x07D0) I2c_writeword(0x22, 0x5008) Firmware ID I2c_writeword(0x24, 0xA041) 0xFFC0[5:0] = Major version Set MCPU_OFF I2c_writeword(0x26, 0x45D4) 0xFFC1[7:0] = Minor version I2c_writebyte(0x04, 0x91) Set Standby State 12c_writebyte(0x04, 0x90) Read Module ID I2c_read(0xC804, 34 bytes) *Not necessary


Idle

In Standby State



3.1.1 Single Measure

Figure 16: Single Measure Flow Chart





4 Performance

4.1 Measurement Conditions and Accuracy

In all measurement tables in this document, it is considered that the full Field of View (FoV) is covered. Figure 17 below shows a scatter chart for the measured distance in mm versus the actual distance in mm. The target used here was a gray chart with 17% reflectivity. The red dotted lines indicate the specified \pm 10% for maximum deviation allowed within the operational range of the device which is from 100mm to 2000mm. Below this specified range of operation, the deviation is higher and it is specified at \pm 15%.

Unless mentioned otherwise, the device is controlled through the API using the default settings. It's effective FoV is governed by its FoI which is 23°. The FoV of the receiver is set to 55° so as to collect more reflected light from targets with uneven surfaces and multidirectional reflections.




Figure 17: Scatter Chart Showing Measured Distances Versus Actual Distance



4.2 Maximum Ranging Distance and Ranging Accuracy

Table 29 below shows the ranging accuracy specifications of the device. The data for these measurements were obtained with the device operating at room temperature and there was no cover glass on the device when the measurements were performed.

Table 29: Range Accuracy Information in the Range of 50mm to 2000mm


| Target Reflectance | Range Accuracy (*) | | | | | |
|---------------------|--------------------|----------------------|-----------------------|--|--|--|
| (Covering Full FoV) | 50 mm to 100 mm | 100 mm to 1500 mm | 1500 mm to 2000 mm | | | |
| White Target (90%) | +/-15% | +/-7% | +/-7% | | | |
| Gray Target (18%) | +/-15% | +/-7% | +/-10% | | | |

(*) note that RFD77402's official technical specification states ±10% accuracy in the range of 100mm to 2000mm




5 Mechanical Dimensions

Figure 18: Overall Dimensions



(Dimensions in mm)


Figure 19: Landing Pad and Solder Pad Recommendation



(Dimensions in mm)



Figure 20: Field of View (FoV) and Field of Illumination (FoI)



6 Cover Glass Selection Guide

To obtain the best performance, the following rules should be taken in account for the Cover Glass:

- Material: PMMA, Acrylic
- Spectral transmittance: T< 5% for λ < 770nm, T> 90% for λ > 820nm
- Air gap: 100 μm
- Thickness: < 1mm (the thinner, the better)
- Dimensions bigger than 6x8mm
- All the surfaces of the CG not relevant for the VCSEL emission and signal detection (e.g. lateral faces) should be absorbing (e.g. by applying black non-reflective color).

7 Recommend Reflow Temperature Profile

Figure 21: Solder Profile







Table 30: Recommended Reflow Profile

| Profile Ramp to strike | | np to strike |
|---------------------------------|--------------------------------|-----------------|
| Temperature gradient in preheat | (T= 70 - 180°C): | 0.9 +/- 0.1°C/s |
| Temperature gradient | (T= 200 - 225°C): | 1.1 - 3.0°C/s |
| Peak temperature in reflow | 237°C - 245°C | |
| Time above 220°C | 50 +/- 10 seconds | |
| Temperature gradient in cooling | -1 to -4 °C/s (-6°C/s maximum) | |
| Time from 50 to 220°C | 160 to 220 seconds | |



8 Packaging (Tape and Reel Dimensions)

Figure 22: Product Packaging Arrangement



- (III) Measured from centreline of sprocket hole to centreline of pocket.
- (IV) Other material available.

ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWISE STATED.



9 Storage Conditions

The RFD77402 module is an MSL 3 package.

Table 31: Recommended Storage Conditions

| Level | Floor Life (out of bag) at Factory Ambient <30°C/60% RF | |
|-------|---|--|
| 3 | l week | |

After this limit, dry bake to be done; 6 hours at 85°C

10 RoHS and REACH Compliance

The RFD77402 module is compliant with the European RoHS Directive 2002/95/EC (Restriction of the Use of Certain Hazardous Substances in Electrical and Electronic Equipment) and REACH (Registration, Authorization and Restriction of Chemicals, European Union Regulation (EC 1907/2006).

11 Eye Safety Considerations

The RFD77402 module contains a laser emitter and corresponding drive circuitry. The laser output is Class 1 laser safety under all reasonably foreseeable conditions including single faults in compliance with IEC 60825-1:2014. The laser output will remain within Class 1 limits as long as the RF Digital recommended device setting are used and the operating conditions specific in this datasheet are respected. The laser output power must not be increased by any means and no optics should be used with the intention of focusing the laser beam.

Figure 23: Class 1 Laser Product Label





Disclaimer

RF Digital, a subsidiary of Heptagon, a member of the ams group its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "RF Digital"), disclaims any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

RF Digital makes no warranty, representation or guarantee regarding the suitability of the products for any purpose or the continuing production of any product. To the maximum extent permitted by applicable law, RF Digital disclaims (i) any and all liability arising out of the application or use of any product and (ii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

IN NO EVENT SHALL RF DIGITAL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF RF DIGITAL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts.

Customers are solely responsible for compliance with all legal, regulatory and safety-related requirements concerning their products, notwithstanding any applications-related information or support that may be provided by RF Digital. Customers represent that they have all the necessary expertise to create and implement their own safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions.

Except as expressly indicated in writing, RF Digital's products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the said products could result in personal injury or death. Customers using RF Digital's products not expressly indicated for use in such applications do so at their own risk. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Please contact authorized RF Digital personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of RF Digital. RF Digital reserves the right to make changes, without further notice, to any its products and accompanying supporting documentation.

RF Digital's product specifications and datasheets do not expand or otherwise modify RF Digital's terms and conditions of sale, including but not limited to any warranties expressed therein.

RF Digital Corporation 1601 Pacific Coast Hwy Suite 290 Hermosa Beach, CA 90254

USA

Tel: (949) 610-0008 Fax: (949) 610-0009 www.rfdigital.com

Watch our videos at:

www.youtube.com/simblee

For support, please send email with detailed project information to: support@rfdigital.com

© 2017 RF Digital Corporation. All rights reserved.