











ADC34J42, ADC34J43, ADC34J44, ADC34J45

SBAS664B-MAY 2014-REVISED NOVEMBER 2014

ADC34J4x Quad-Channel, 14-Bit, 50-MSPS to 160-MSPS, Analog-to-Digital Converter with a JESD204B Interface

Features

- **Quad Channel**
- 14-Bit Resolution
- Single 1.8-V Supply
- Flexible Input Clock Buffer with Divide-by-1, -2, -4
- SNR = 72 dBFS, SFDR = 86 dBc at $f_{IN} = 70 \text{ MHz}$
- **Ultra-Low Power Consumption:**
 - 203 mW/Ch at 160 MSPS
- Channel Isolation: 105 dB
- Internal Dither
- JESD204B Serial Interface:
 - Supports Subclass 0, 1, 2
 - Supports One Lane per ADC up to 160 MSPS
- Support for Multi-Chip Synchronization
- Pin-to-Pin Compatible with 12-Bit Version
- Package: VQFN-48 (7 mm × 7 mm)

2 Applications

- Multi-Carrier, Multi-Mode Cellular Base Stations
- Radar and Smart Antenna Arrays
- **Munitions Guidance**
- Motor Control Feedback
- Network and Vector Analyzers
- Communications Test Equipment
- Nondestructive Testing
- Microwave Receivers
- Software Defined Radios (SDRs)
- Quadrature and Diversity Radio Receivers

3 Description

The ADC34J4x is a high-linearity, ultra-low power, quad-channel, 14-bit, 50-MSPS to 160-MSPS. analog-to-digital converter (ADC). The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. A clock input divider allows more flexibility for system clock architecture design while SYSREF input enables complete system synchronization. The ADC34J4x family supports serial current-mode logic (CML) and JESD204B interfaces in order to reduce the number of interface lines, thus allowing high system integration density. The JESD204B interface is a serial interface, where the data of each ADC are serialized and output over only one differential pair. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock by 20 to derive the bit clock that is used to serialize the 14-bit data from each channel. The ADC34J4x devices support subclass 1 with interface speeds up to 3.2 Gbps.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ADC34J4x	VQFN (48)	7.00 mm × 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

FFT with Dither On $(f_S = 160 \text{ MSPS}, f_{IN} = 10 \text{ MHz}, SNR = 72.5 \text{ dBFS},$ SFDR = 88 dBc)






Table of Contents

1	Features 1		7.19 Typical Characteristics: Common Plots	43
2	Applications 1		7.20 Typical Characteristics: Contour Plots	<mark>4</mark> 4
3	Description 1	8	Parameter Measurement Information	46
4	Revision History2		8.1 Timing Diagrams	46
5	Device Comparison Table 3	9	Detailed Description	48
6	Pin Configuration and Functions3		9.1 Overview	48
7	Specifications 5		9.2 Functional Block Diagram	48
•	7.1 Absolute Maximum Ratings 5		9.3 Feature Description	49
	7.2 Handling Ratings		9.4 Device Functional Modes	
	7.3 Recommended Operating Conditions		9.5 Programming	57
	7.4 Summary of Special Mode Registers		9.6 Register Map	
	7.5 Thermal Information	10	Application and Implementation	77
	7.6 Electrical Characteristics: ADC34J44, ADC34J45 7		10.1 Application Information	<mark>7</mark> 7
	7.7 Electrical Characteristics: ADC34J42, ADC34J43 7		10.2 Typical Applications	<mark>7</mark> 7
	7.8 Electrical Characteristics: General8	11	Power-Supply Recommendations	80
	7.9 AC Performance: ADC34J459	12	Layout	<mark>8</mark> 1
	7.10 AC Performance: ADC34J44		12.1 Layout Guidelines	81
	7.11 AC Performance: ADC34J43		12.2 Layout Example	81
	7.12 AC Performance: ADC34J42	13	Device and Documentation Support	82
	7.13 Digital Characteristics		13.1 Related Links	
	7.14 Timing Characteristics		13.2 Trademarks	82
	7.15 Typical Characteristics: ADC34J45		13.3 Electrostatic Discharge Caution	82
	7.16 Typical Characteristics: ADC34J44		13.4 Glossary	
	7.17 Typical Characteristics: ADC34J4331	14	Mechanical, Packaging, and Orderable	
	7.18 Typical Characteristics: ADC34J42		Information	82

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


C	Changed ADC43J2, ADC43J3, and ADC43J4 status to Production Data			
•	Changed document status from Mixed Status to Production Data	······································		
<u>.</u>	Changed ADC43J2, ADC43J3, and ADC43J4 status to Production Data			
C	Changes from Original (May 2014) to Revision A	Page		
•	Changed document status from Product Preview to Mixed Status: ADC34J45 releasing as Production Data			



5 Device Comparison Table

INTERFACE	RESOLUTION (Bits)	25 MSPS	50 MSPS	80 MSPS	125 MSPS	160 MSPS
Serial LVDS	12	ADC3421	ADC3422	ADC3423	ADC3424	_
Serial LVDS	14	ADC3441	ADC3442	ADC3443	ADC3444	_
IECD204D	12	_	ADC34J22	ADC34J23	ADC34J24	ADC34J25
JESD204B	14	_	ADC34J42	ADC34J43	ADC34J44	ADC34J45

6 Pin Configuration and Functions





Pin Functions

	PIN		FIII FUIICUOIIS
NAME	NO.	I/O	DESCRIPTION
AVDD	4, 5, 8, 9, 12, 17, 20, 25, 28, 29, 32, 39, 46	I	Analog 1.8-V power supply
CLKM	18	I	Negative differential clock input for the ADC
CLKP	19	I	Positive differential clock input for the ADC
DAM	48	0	Negative serial JESD204B output for channel A
DAP	47	0	Positive serial JESD204B output for channel A
DBM	45	0	Negative serial JESD204B output for channel B
DBP	44	0	Positive serial JESD204B output for channel B
DCM	41	0	Negative serial JESD204B output for channel C
DCP	40	0	Positive serial JESD204B output for channel C
DDM	38	0	Negative serial JESD204B output for channel D
DDP	37	0	Positive serial JESD204B output for channel D
DVDD	3, 34	I	Digital 1.8-V power supply
GND	PowerPAD™	I	Ground, 0 V
INAM	6	I	Negative differential analog input for channel A
INAP	7	I	Positive differential analog input for channel A
INBM	11	I	Negative differential analog input for channel B
INBP	10	I	Positive differential analog input for channel B
INCM	26	I	Negative differential analog input for channel C
INCP	27	I	Positive differential analog input for channel C
INDM	31	I	Negative differential analog input for channel D
INDP	30	I	Positive differential analog input for channel D
OVRA	2	0	Overrange indicator for channel A
OVRB	1	0	Overrange indicator for channel B
OVRC	36	0	Overrange indicator for channel C
OVRD	35	0	Overrange indicator for channel D
PDN	33	I	Power-down control. This pin has an internal 150-kΩ pull-down resistor.
RESET	21	I	Hardware reset; active high. This pin has an internal 150-kΩ, pull-down resistor.
SCLK	13	I	Serial interface clock input. This pin has an internal 150-k Ω pull-down resistor.
SDATA	14	I	Serial interface data input. This pin has an internal 150-kΩ pull-down resistor.
SDOUT	16	0	Serial interface data output
SEN	15	I	Serial interface enable. Active low. This pin has an internal 150-k Ω pull-up resistor to AVDD.
SYNCM~	42	I	Negative JESD204B synch input
SYNCP~	43	- 1	Positive JESD204B synch input
SYSREFM	23	I	Negative external SYSREF input
SYSREFP	22	I	Positive external SYSREF input
VCM	24	0	Common-mode voltage output for the analog inputs



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage range, AVI)D	-0.3	2.1	V
Supply voltage range, DVI	OD .	-0.3	2.1	V
Voltage applied to input pins: INAP, INBP, INCP, INDP, INAM, CLKP, CLKM ⁽²⁾	INAP, INBP, INCP, INDP, INAM, INBM, INCM, INDM	-0.3	Minimum (AVDD + 0.3, 2.1)	V
. •	CLKP, CLKM ⁽²⁾	BP, INCP, INDP, INAM, INBM, INCM, INDM	V	
piris.	SYSREFP, SYSREFM, SYNCP~, SYNCM~	-0.3		V
	SCLK, SEN, SDATA, RESET, PDN	-0.3	3.6	V
Tomporature range	Operating free-air, T _A	-40	85	°C
Temperature range	Operating junction, T _J		125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

	<u> </u>				
			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	-65	150	°C	
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		2	kV

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions (1)

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
SUPPLIES	3					
AVDD	Analog supply voltage range		1.7	1.8	1.9	٧
DVDD	Digital supply voltage range	gital supply voltage range		1.8	1.9	٧
ANALOG	INPUT					
\/	Differential input voltage	For input frequencies < 450 MHz		2		V_{PP}
V _{ID}	Differential input voltage	For input frequencies < 600 MHz		1		V_{PP}
V _{IC}	Input common-mode voltage		VCM	1 ± 0.025		V
CLOCK IN	IPUT					
	Input clock frequency	Sampling clock frequency	15		160 ⁽²⁾	MSPS
		Sine wave, ac-coupled	0.2	1.5		٧
	Input clock amplitude (differential)	LVPECL, ac-coupled		1.6		٧
		LVDS, ac-coupled		0.7		V
	Input clock duty cycle		35%	50%	65%	
	Input clock common-mode voltage			0.95		٧
DIGITAL (DUTPUTS					
C _{LOAD}	Maximum external load capacitance from each output pin to GND			3.3		pF
R _{LOAD}	Single-ended load resistance			50		Ω

¹⁾ After power-up, to reset the device for the first time, only use the RESET pin; see the Register Initialization section.

⁽²⁾ When AVDD is turned off, TI recommends switching off the input clock (or ensuring the voltage on CLKP, CLKM is less than |0.3 V|). This configuration prevents the ESD protection diodes at the clock input pins from turning on.

⁽²⁾ With the clock divider enabled by default for divide-by-1. Maximum sampling clock frequency for the divide-by-4 option is 640 MSPS.



7.4 Summary of Special Mode Registers

Table 1 lists the location, value, and functions of special mode registers in the device.

Table 1. Special Modes Summary

MODE		LOCATION	VALUE AND FUNCTION
	DIS DITH CHA	01h [7:6], 134h[5,3]	Creates a noise floor cleaner and improves SFDR; see the
Dither mode	DIS DITH CHB	01h [5:4], 434h[5,3]	Internal Dither Algorithm section.
Dittier mode	DIS DITH CHC	01h [3:2], 534h[5,3]	0000 = Dither disabled
	DIS DITH CHD	01h [1:0], 234h[5,3]	1111 = Dither enabled
	SPECIAL MODE 1 CHA	06h[4:2]	Use for better HD3.
Special mode 1	SPECIAL MODE 1 CHB	07h[4:2]	000 = Default after reset
Special mode 1	SPECIAL MODE 1 CHC	08h[4:2]	010 = Use for frequency < 120 MHz 111 = Use for frequency > 120 MHz
	SPECIAL MODE 1 CHD	09h[4:2]	111 = Ose for frequency > 120 MHz
	SPECIAL MODE 2 CHA	122h[1:0]	
Chaoial made 2	SPECIAL MODE 2 CHB	422h[1:0]	Helps improve HD2. 00 = Default after reset
Special mode 2	SPECIAL MODE 2 CHC	522h[1:0]	11 = Improves HD2
	SPECIAL MODE 2 CHD	222h[1:0]	·

7.5 Thermal Information

		ADC34J4x	
	THERMAL METRIC ⁽¹⁾	RGZ (VQFN)	UNIT
		48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	25.7	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	18.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	3.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	C/VV
ΨЈВ	Junction-to-board characterization parameter	3	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.5	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



7.6 Electrical Characteristics: ADC34J44, ADC34J45

Typical values are at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 85°C, maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

	ΑI	C34J44		Α	DC34J45				
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT		
ADC clock frequency			125			160	MSPS		
Resolution			14			14	Bits		
1.8-V analog supply (AVDD) current		318			354	490	mA		
1.8-V digital supply current		79			97	150	mA		
Total power dissipation		715			812	1010	mW		
Global power-down dissipation		22			22		mW		
Wake-up time from global power-down		85			85	100	μs		
Standby power-down dissipation		177			185		mW		
Wake-up time from standby power-down		35			35	300	μs		

7.7 Electrical Characteristics: ADC34J42, ADC34J43

Typical values are at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 85°C, maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

	ADC34J42 ADC34J43						
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ADC clock frequency			50			80	MSPS
Resolution			14			14	Bits
1.8-V analog supply current		233			269		mA
1.8-V digital supply current		39			56		mA
Total power dissipation		491			584		mW
Global power-down dissipation		22			22		mW
Wake-up time from global power-down		85			85		μs
Standby power-down dissipation		155			166		mW
Wake-up time from standby power-down		35			35		μs



7.8 Electrical Characteristics: General

Typical values are at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 85°C, maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

	PARAMETER	TES	ST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	INPUT						
	Differential input full-scale				2.0		V_{PP}
r _i	Input resistance	Differential at de	2		6.5		kΩ
Ci	Input capacitance	Differential at de	2		5.2		pF
V _{OC(VCM)}	VCM common-mode voltage output				0.95		V
	VCM output current capability				10		mA
	Input common-mode current	Per analog inpu	er analog input pin		1.5		μA/MSPS
	Analog input bandwidth (3 dB)		D-Ω differential source driving 50-Ω primination across INP and INM		450		MHz
DC ACCU	RACY						
Eo	Offset error			-20		20	mV
E _{G(REF)}	Gain error as a result of internal reference inaccuracy alone			-3		3	%FS
E _{G(CHAN)}	Gain error of channel alone				±1		%FS
$\alpha_{(EGCHAN)}$	Temperature coefficient of E _{G(CHAN)}				-0.017		Δ%FS/C
CHANNE	TO-CHANNEL ISOLATION						
		f - 40 MH-	Near channel		105		dB
		f _{IN} = 10 MHz	Far channel		105		dB
		f - 400 MII-	Near channel		95		dB
		f _{IN} = 100 MHz	Far channel		105		dB
	Crosstalk ⁽¹⁾	f - 200 MILE	Near channel		94		dB
	CIUSSIdIK***	f _{IN} = 200 MHz	Far channel		105		dB
		f = 220 MU-	Near channel		93		dB
		f _{IN} = 230 MHz	Far channel		105		dB
		f = 200 MU	Near channel		85		dB
		f _{IN} = 300 MHz	Far channel		105		dB

⁽¹⁾ Crosstalk is measured with a -1-dBFS input signal on the aggressor channel and no input on the victim channel.



7.9 AC Performance: ADC34J45

Typical values are at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 160 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

				ADC3	4J45 (f _S	= 160 MS	SPS)		
			DI.	THER O	١	DIT	HER OF	F	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
DYNAMIC	AC CHARACTERISTICS								
		f _{IN} = 10 MHz		72.4			72.7		
		f _{IN} = 70 MHz	70.4	71.6			72		
SNR	Signal-to-noise ratio	f _{IN} = 100 MHz		70.9			71.3		dBFS
		f _{IN} = 170 MHz		69.9			70.4		
		f _{IN} = 230 MHz		68.8			69.5		
		f _{IN} = 10 MHz		-151.4		69.5 -151.7 -151 -150.3 -149.4 -148.5 72.4 71.6 71.1 70 69 11.8 11.7 11.6 11.3 11.1 86 85			
		f _{IN} = 70 MHz	-149.5	-150.6			–151		
NSD	Noise spectral density (averaged across Nyquist zone)	f _{IN} = 100 MHz		-149.9			-150.3		dBFS/Hz
	(4.0.4304 40.000 11) 44.01 20.10)	f _{IN} = 170 MHz		-148.9			-149.4		
		f _{IN} = 230 MHz		-147.8			-148.5		
		f _{IN} = 10 MHz		72.1			72.4		
		f _{IN} = 70 MHz	69.6	71.2			71.6		
SINAD	Signal-to-noise and distortion ratio	f _{IN} = 100 MHz		70.7			71.1		dBFS
		f _{IN} = 170 MHz		69.5			70		
		f _{IN} = 230 MHz		68.4			69		
		f _{IN} = 10 MHz		11.8			11.8		
ENOB		f _{IN} = 70 MHz	11.3	11.7			11.7		
	Effective number of bits	f _{IN} = 100 MHz		11.6			11.6		Bits
		f _{IN} = 170 MHz		11.3			11.3		
		f _{IN} = 230 MHz		11.1			11.1		
		f _{IN} = 10 MHz		88			86		
		f _{IN} = 70 MHz	81	86			85		
SFDR	Spurious-free dynamic range	f _{IN} = 100 MHz		86			86		dBc
		f _{IN} = 170 MHz		83			83		
		f _{IN} = 230 MHz		80			80		
		f _{IN} = 10 MHz		-91			-93		
		f _{IN} = 70 MHz	81	-94			-92		
HD2	Second harmonic distortion	f _{IN} = 100 MHz		-93			- 91		dBc
		f _{IN} = 170 MHz		-83			-83		
		f _{IN} = 230 MHz		-80			-80		
		f _{IN} = 10 MHz		-88			-86		
		f _{IN} = 70 MHz	81	-86			-85		
HD3	Third harmonic distortion	f _{IN} = 100 MHz		-86			-86		dBc
		f _{IN} = 170 MHz		-92			-87		
		f _{IN} = 230 MHz		-85			-82		
		f _{IN} = 10 MHz		98			95		
		f _{IN} = 70 MHz	87	98			94		
Non	Spurious-free dynamic range	f _{IN} = 100 MHz		96			93		dBc
HD2, HD3	(excluding HD2, HD3) f_{IN}	f _{IN} = 170 MHz		92			91		
		f _{IN} = 230 MHz		92			90		

Submit Documentation Feedback



AC Performance: ADC34J45 (continued)

Typical values are at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 160 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

			ADC34J45 (f _S = 160 MSPS)						
			DITHER ON DITHEI		THER OFF				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		f _{IN} = 10 MHz		-84			-84		
		f _{IN} = 70 MHz 76.5 -86 -83							
THD	Total harmonic distortion	f _{IN} = 100 MHz		-84			-84		dBc
		f _{IN} = 170 MHz		-82			-80		
		f _{IN} = 230 MHz		–78			–77		
IMD3	Third-order intermodulation	f _{IN1} = 45 MHz, f _{IN2} = 50 MHz		93			93	7	4DE6
IIVID3	distortion	f _{IN1} = 185 MHz, f _{IN2} = 190 MHz		88			88		dBFS



7.10 AC Performance: ADC34J44

Typical values are at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

			ADC34J44 (f _S = 125 MSPS)						
			DI.	THER ON	١	DIT	HER OF	F	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
DYNAMIC	AC CHARACTERISTICS								
		f _{IN} = 10 MHz		72.5			72.9		
		f _{IN} = 70 MHz	70.8	72.1			72.5		
SNR	Signal-to-noise ratio	f _{IN} = 100 MHz		71.8			72.3		dBFS
		f _{IN} = 170 MHz		70.6			71.4		
		f _{IN} = 230 MHz		69.8			70.6		
		f _{IN} = 10 MHz		-151.5			-151.9		
		f _{IN} = 70 MHz	-148.8	-151.1			-151.5		
NSD	Noise spectral density (averaged across Nyquist zone)	f _{IN} = 100 MHz		-150.8			-151.3		dBFS/Hz
	(4.0.4304 40.000 11)44.01 20.10)	f _{IN} = 170 MHz		-149.6			-150.4		
		f _{IN} = 230 MHz		-148.8			-149.6		
		f _{IN} = 10 MHz		72.4			72.8	-	
		f _{IN} = 70 MHz	68.6	72.1			72.4		
SINAD	Signal-to-noise and distortion ratio	f _{IN} = 100 MHz		71.7			72.1		dBFS
		f _{IN} = 170 MHz 70.4 70.9							
		f _{IN} = 230 MHz		69.4			70.1		
		f _{IN} = 10 MHz		11.9			11.9		
ENOB		f _{IN} = 70 MHz	11.1	11.7			11.8		
	Effective number of bits	f _{IN} = 100 MHz		11.7			11.7		Bits
		f _{IN} = 170 MHz		11.4			11.5		dBFS/H
		f _{IN} = 230 MHz		11.1			11.2		
		f _{IN} = 10 MHz		93			93		
		f _{IN} = 70 MHz	81	94			91		
SFDR	Spurious-free dynamic range	f _{IN} = 100 MHz		92			92		dBc
		f _{IN} = 170 MHz		83			83		
		f _{IN} = 230 MHz		81			80		
		f _{IN} = 10 MHz		-93			-93		
		f _{IN} = 70 MHz	81	-94			-94		
HD2	Second harmonic distortion	f _{IN} = 100 MHz		-92			-92		dBc
		f _{IN} = 170 MHz		-83			-83		
		f _{IN} = 230 MHz		-81		<u></u>	-80		
		f _{IN} = 10 MHz		-95		<u></u>	-94		
		f _{IN} = 70 MHz	83	-94		<u></u>	- 91		
HD3	Third harmonic distortion	f _{IN} = 100 MHz		-95			-93		dBc
		f _{IN} = 170 MHz		-88			-85		
		f _{IN} = 230 MHz		-90			-90		
		f _{IN} = 10 MHz		99			96		
		f _{IN} = 70 MHz	87	98			95		
Non	Spurious-free dynamic range	f _{IN} = 100 MHz		98			95		dBc
HD2, HD3 ((excluding 11D2, 11D3)	f _{IN} = 170 MHz		97			92		
		f _{IN} = 230 MHz		96			93		



AC Performance: ADC34J44 (continued)

Typical values are at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

			ADC34J44 (f _S = 125 MSPS)						
			DI	THER O	N	DITHER OFF			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		f _{IN} = 10 MHz		-89			-87		
		f _{IN} = 70 MHz	76.5	-89			-87		
THD	Total harmonic distortion	f _{IN} = 100 MHz		-88			-86		dBc
		f _{IN} = 170 MHz		-82			-80		
		f _{IN} = 230 MHz		-80			-79		
IMD3	Third-order intermodulation	$f_{\rm IN1} = 45$ MHz, $f_{\rm IN2} = 50$ MHz		92		92		IDEO	
נטואון 3	distortion	$f_{IN1} = 185 \text{ MHz},$ $f_{IN2} = 190 \text{ MHz}$		90			90	MAX	dBFS



7.11 AC Performance: ADC34J43

Typical values are at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

				ADC3	4J43 (f _S	= 80 MS	PS)		
			DI	THER O	V	DIT	HER OF	F	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
DYNAMIC A	AC CHARACTERISTICS				-				
		f _{IN} = 10 MHz		72.3			72.8		
		f _{IN} = 70 MHz	70.7	72			72.4		
SNR	Signal-to-noise ratio	f _{IN} = 100 MHz		71.7			72.1		dBFS
		f _{IN} = 170 MHz		70.9			71.3		
		f _{IN} = 230 MHz		70.1			70.5		
		f _{IN} = 10 MHz		-151.3			-151.8		
		f _{IN} = 70 MHz	-146.8	-151			-151.4		
NSD	Noise spectral density (averaged across Nyquist zone)	f _{IN} = 100 MHz		-150.7			-151.1		dBFS/Hz
	(averaged doloss rayquist zone)	f _{IN} = 170 MHz		-149.9			-150.3		
		f _{IN} = 230 MHz		-149.1			-149.5		
		f _{IN} = 10 MHz		72.3			72.6		
		f _{IN} = 70 MHz	68.6	71.9			72.2		
SINAD	Signal-to-noise and distortion ratio	f _{IN} = 100 MHz		71.6			71.9		dBFS
		f _{IN} = 170 MHz		70.6			70.9		
		f _{IN} = 230 MHz		69.6			69.9		
		f _{IN} = 10 MHz		11.8			11.8		
		f _{IN} = 70 MHz	11.1	11.8			11.9	MAX	
ENOB	Effective number of bits	f _{IN} = 100 MHz		11.7			11.7		Bits
		f _{IN} = 170 MHz		11.4			11.4		dBFS/H
		f _{IN} = 230 MHz		11.2			11.2		
		f _{IN} = 10 MHz		94			94		
		f _{IN} = 70 MHz	82	94			94		
SFDR	Spurious-free dynamic range	f _{IN} = 100 MHz		89			91		dBc
		f _{IN} = 170 MHz		83			83		
		f _{IN} = 230 MHz		80			81		
		f _{IN} = 10 MHz		-94			-94		
		f _{IN} = 70 MHz	82	-94			-94		
HD2	Second harmonic distortion	f _{IN} = 100 MHz		– 91			- 91		dBc
		f _{IN} = 170 MHz		-83			-83		
		f _{IN} = 230 MHz		-80			-81		
		f _{IN} = 10 MHz		-99			-94		
		f _{IN} = 70 MHz	83	-99			-95		
HD3	Third harmonic distortion	f _{IN} = 100 MHz		-99			-89		dBc
		f _{IN} = 170 MHz		-99			-90		
		f _{IN} = 230 MHz		-99			-83		
		f _{IN} = 10 MHz		98			92		
		f _{IN} = 70 MHz	87	98			92		
Non HD2, HD3	Spurious-free dynamic range (excluding HD2_HD3)	f _{IN} = 100 MHz		97			92		dBc
52, 1150	(excluding HD2, HD3)	f _{IN} = 170 MHz		95			91		
		f _{IN} = 230 MHz		94			91		



AC Performance: ADC34J43 (continued)

Typical values are at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

			ADC34J43 (f _S = 80 MSPS)						
			DI	THER O	N	DIT	HER OF	F	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		f _{IN} = 10 MHz		– 91			-86		
		f _{IN} = 70 MHz	76.5	– 91			-86		
THD	Total harmonic distortion	f _{IN} = 100 MHz		-87			-84		dBc
		f _{IN} = 170 MHz		-82			-81		
		f _{IN} = 230 MHz		-78			-78		
IMDa	Third-order intermodulation	f_{IN1} = 45 MHz, f_{IN2} = 50 MHz		94			94		4DE6
IMD3	distortion	f _{IN1} = 185 MHz, f _{IN2} = 190 MHz		89			89		dBFS



7.12 AC Performance: ADC34J42

Typical values are at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

				ADC3	4 J42 (f _S	= 50 MS	PS)		
			DI	THER O	N	DIT	HER OF	F	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
DYNAMIC	AC CHARACTERISTICS		1						
		f _{IN} = 10 MHz	70.7	72.4			72.8		
		f _{IN} = 70 MHz		72			72.4		
SNR	Signal-to-noise ratio	f _{IN} = 100 MHz		71.9			72.2		dBFS
		f _{IN} = 170 MHz		71			71.3		
		f _{IN} = 230 MHz		69.9			70.1		
		f _{IN} = 10 MHz	-145.9	-151.4		-	-151.8		
		f _{IN} = 70 MHz		-151			-151.4		
NSD	Noise spectral density	f _{IN} = 100 MHz		-150.9			-151.2		dBFS/H
	(averaged across Nyquist zone)	f _{IN} = 170 MHz		-150		-	-150.3		
		f _{IN} = 230 MHz		-148.9		-	-149.1		
		f _{IN} = 10 MHz	68.6	72.2			72.6		
		f _{IN} = 70 MHz		71.9			72.2		
SINAD	Signal-to-noise and distortion ratio	f _{IN} = 100 MHz		71.7			71.9		dBFS
	-	f _{IN} = 170 MHz		70.7			70.9		
		f _{IN} = 230 MHz		69.4			69.5		
		f _{IN} = 10 MHz	11.1	11.8			11.9		
		f _{IN} = 70 MHz		11.7			11.7	YP MAX UNI 2.8 2.4 2.2 1.3 3 0.1 1.8 1.4 1.2 0.3 0.1 2.6 2.2 1.9 0.9 0.5 1.9 1.7 1.8 1.4 1.1 92 92 92 89 4B6 83 80 92 96 90 83 80 93 92 96 90 83 80 93 92 96 90 88	
ENOB	Effective number of bits	f _{IN} = 100 MHz		11.7			11.8		Bits
		f _{IN} = 170 MHz		11.4			11.4		dBFS/H
		f _{IN} = 230 MHz		11.1			11.1		
		f _{IN} = 10 MHz	82	93			92		
		f _{IN} = 70 MHz		93			92		
SFDR	Spurious-free dynamic range	f _{IN} = 100 MHz		90			89		dBc
		f _{IN} = 170 MHz		83			83		
		f _{IN} = 230 MHz		80			80		
		f _{IN} = 10 MHz	82	-93			-92		
		f _{IN} = 70 MHz		-93			-96		
HD2	Second harmonic distortion	f _{IN} = 100 MHz		-90			-90		dBc
		f _{IN} = 170 MHz		-83			-83		
		f _{IN} = 230 MHz		-80			-80		
		f _{IN} = 10 MHz	83	-94			-93		
		f _{IN} = 70 MHz		-94			-92		
HD3	Third harmonic distortion	f _{IN} = 100 MHz		-91			-89		dBc
		f _{IN} = 170 MHz		-91			-90		
		f _{IN} = 230 MHz		-84			-83		
		f _{IN} = 10 MHz	87	98			92		
		f _{IN} = 70 MHz		98			92		
Non	Spurious-free dynamic range	f _{IN} = 100 MHz		96			92		dBc
HD2, HD3 ((excluding HD2, HD3)	f _{IN} = 170 MHz		96			91		
		f _{IN} = 230 MHz		96			91		

Submit Documentation Feedback



AC Performance: ADC34J42 (continued)

Typical values are at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

			ADC34J42 (f _S = 50 MSPS)						
			DITHER ON		N	DIT	HER OF	F	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		f _{IN} = 10 MHz	76.5	– 91			-85		
		f _{IN} = 70 MHz		-89			-85		
THD	Total harmonic distortion	f _{IN} = 100 MHz		-86			-84		dBc
		f _{IN} = 170 MHz		-82			- 81		
		f _{IN} = 230 MHz		-78			-78		
IMD3	Third-order intermodulation	f_{IN1} = 45 MHz, f_{IN2} = 50 MHz		93			93		4DEC
IMD3	distortion	f _{IN1} = 185 MHz, f _{IN2} = 190 MHz		86			86		dBFS



7.13 Digital Characteristics

The dc specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1. AVDD = DVDD = 1.8 V and -1-dBFS differential input, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL II	NPUTS (RESET, SCLK, SEN, SDATA, P	DN) ⁽¹⁾				
V _{IH}	High-level input voltage	All digital inputs support 1.8-V and 3.3-V logic levels	1.2			V
V _{IL}	Low-level input voltage	All digital inputs support 1.8-V and 3.3-V logic levels			0.4	V
	High level in set a consent	SEN		0		μΑ
I _{IH}	High-level input current	RESET, SCLK, SDATA, PDN		10		μΑ
	1 11	SEN		10		μΑ
I _{IL}	Low-level input current	RESET, SCLK, SDATA, PDN		0		μΑ
DIGITAL II	NPUTS (SYNCP~, SYNCM~, SYSREFP,	SYSREFM)				
V _{IH}	High-level input voltage			1.3		V
V _{IL}	Low-level input voltage			0.5		V
V _(CM_DIG)	Common-mode voltage for SYNC~ and SYSREF			0.9		٧
DIGITAL C	OUTPUTS (SDOUT, OVRA, OVRB, OVR	C, OVRD)				
V _{OH}	High-level output voltage		DVDD - 0.1	DVDD		٧
V _{OL}	Low-level output voltage				0.1	V
DIGITAL C	OUTPUTS (JESD204B Interface: DxP, D	×M) ⁽²⁾				
V _{OH}	High-level output voltage			DVDD		V
V _{OL}	Low-level output voltage		D'	VDD – 0.4		V
V _{OD}	Output differential voltage			0.4		V
V _{oc}	Output common-mode voltage		D'	VDD – 0.2		V
	Transmitter short-circuit current	Transmitter pins shorted to any voltage between –0.25 V and 1.45 V	-100		100	mA
Z _{os}	Single-ended output impedance			50		Ω
	Output capacitance	Output capacitance inside the device, from either output to ground		2		pF

⁽¹⁾ RESET, SCLK, SDATA, and PDN pins have 150-k Ω (typical) internal pull-down resistor to ground, while SEN pin has 150-k Ω (typical) pull-up resistor to AVDD.

⁽²⁾ $50-\Omega$, single-ended external termination to 1.8 V.



7.14 Timing Characteristics

Typical values are at 25°C, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted. Minimum and maximum values are across the full temperature range: $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C. See Figure 143.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SAMPLE TI	MING CHARACTERISTICS					
	Aperture delay		0.85	1.25	1.65	ns
		Between four channels on the same device		±70		ps
	Aperture delay matching	Between two devices at the same temperature and supply voltage		±150		ps
	Aperture jitter			200		f _S rms
	Mala wa tina	Time to valid data after coming out of STANDBY mode		35	100	μs
	Wake-up time	Time to valid data after coming out of global power-down		85	300	μs
t _{SU_SYNC~}	Setup time for SYNC~	Referenced to input clock rising edge	1			ns
t _{H_SYNC~}	Hold time for SYNC~	Referenced to input clock rising edge	100			ps
t _{SU_SYSREF}	Setup time for SYSREF	Referenced to input clock rising edge	1			ns
t _{H_SYSREF}	Hold time for SYSREF	Referenced to input clock rising edge	100			ps
CML OUTP	UT TIMING CHARACTERIS	TICS				
	Unit interval		312.5		1667	ps
	Serial output data rate				3.2	Gbps
	Total jitter	3.125 Gbps (20x mode, f _S = 156.25 MSPS)		0.3		_{P-P} UI
t _R , t _F	Data rise time, data fall time	Rise and fall times measured from 20% to 80%, differential output waveform, 600 Mbps ≤ bit rate ≤ 3.125 Gbps		105		ps

Table 2. Latency in Different Modes (1)(2)

MODE	PARAMETER	LATENCY (N Cycles)	TYPICAL DATA DELAY (t _D , ns)
	ADC latency	17	0.29 × t _S + 3
	Normal OVR latency	9	0.5 × t _S + 2
20x	Fast OVR latency	7	0.5 × t _S + 2
	From SYNC~ falling edge to CGS phase (3)	15	0.3 × t _S + 4
	From SYNC~ rising edge to ILA sequence (4)	17	0.3 × t _S + 4
	ADC latency	16	0.85 × t _S + 3.9
	Normal OVR latency	9	0.5 × t _S + 2
40x	Fast OVR latency	7	0.5 × t _S + 2
	From SYNC~ falling edge to CGS phase (3)	14	0.9 × t _S + 4
	From SYNC~ rising edge to ILA sequence (4)	12	0.9 × t _S + 4

Submit Documentation Feedback


 ⁽¹⁾ Overall latency = latency + t_D.
 (2) t_S is the time period of the ADC conversion clock.

Latency is specified for subclass 2. In subclass 0, the SYNC~ falling edge to CGS phase latency is 16 clock cycles in 10x mode and 15


⁽⁴⁾ Latency is specified for subclass 2. In subclass 0, the SYNC~ rising edge to ILA sequence latency is 11 clock cycles in 10x mode and 11 clock cycles in 20x mode.




7.15 Typical Characteristics: ADC34J45































7.16 Typical Characteristics: ADC34J44































7.17 Typical Characteristics: ADC34J43






























7.18 Typical Characteristics: ADC34J42









Typical values are at T_A = 25°C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input, 2-V_{PP} full-scale, and 32k-point FFT, unless otherwise noted.






Figure 117. SFDR vs Input Frequency

Figure 116. SNR vs Input Frequency

















7.19 Typical Characteristics: Common Plots





7.20 Typical Characteristics: Contour Plots

Typical values are at T_A = 25°C, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input, 2- V_{PP} full-scale, and 32k-point FFT, unless otherwise noted.




Figure 139. Spurious-Free Dynamic Range (SFDR) for 0-dB Gain




Figure 140. Spurious-Free Dynamic Range (SFDR) for 6-dB Gain



Typical Characteristics: Contour Plots (continued)




Figure 141. Signal-to-Noise Ratio (SNR) for 0-dB Gain





Figure 142. Signal-to-Noise Ratio (SNR) for 6-dB Gain




Parameter Measurement Information

Timing Diagrams




- (1) Overall latency = ADC latency + t_D.
- (2) x = A for channel A and B for channel B.

Figure 143. ADC Latency



(1) x = A for channel A and B for channel B.

Figure 144. SYNC~ Latency in CGS Phase (Two-Lane Mode)



(1) x = A for channel A and B for channel B.

Figure 145. SYNC~ Latency in ILAS Phase (Two-Lane Mode)



Timing Diagrams (continued)




Figure 146. SYSREF Timing (Subclass 1)




Figure 147. SYNC~ Timing (Subclass 2)




9 Detailed Description

9.1 Overview

The ADC34J4x are a high-linearity, ultra-low power, quad-channel, 14-bit, 50-MSPS to 160-MSPS, analog-to-digital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. A clock input divider allows more flexibility for system clock architecture design while the SYSREF input enables complete system synchronization. The devices support a JESD204B interface in order to reduce the number of interface lines, thus allowing for high system integration density. The JESD204B interface is a serial interface, where the data of each ADC are serialized and output over only one differential pair. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock by 20 to derive the bit clock which is used to serialize the 14-bit data from each channel. The devices support subclass 1 with interface speeds up to 3.2 Gbps.

9.2 Functional Block Diagram






9.3 Feature Description

9.3.1 Analog Inputs

The ADC34J4x analog signal inputs are designed to be driven differentially. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.5 V) and (VCM – 0.5 V), resulting in a 2-V_{PP} (default) differential input swing. The input sampling circuit has a 3-dB bandwidth that extends up to 450 MHz (50- Ω source driving 50- Ω termination between INP and INM).

9.3.2 Clock Input

The device clock inputs can be driven differentially (sine, LVPECL, or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to 1.4 V using internal 5-k Ω resistors. The self-bias clock inputs of the ADC34J4x can be driven by the transformer-coupled, sine-wave clock source or by the ac-coupled, LVPECL and LVDS clock sources, as shown in Figure 148, Figure 149, and Figure 150. See Figure 151 for details regarding the internal clock buffer.



NOTE: R_T = termination resistor, if necessary.




Figure 149. LVDS Clock Driving Circuit







Figure 150. LVPECL Clock Driving Circuit





NOTE: C_{EQ} is 1 pF to 3 pF and is the equivalent input capacitance of the clock buffer.

Figure 151. Internal Clock Buffer

A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-µF capacitor, as shown in Figure 152. However, for best performance the clock inputs must be driven differentially, thereby reducing susceptibility to common-mode noise. For high input frequency sampling, TI recommends using a clock source with very low jitter. Band-pass filtering of the clock source can help reduce the effects of jitter. There is no change in performance with a non-50% duty cycle clock input.




Figure 152. Single-Ended Clock Driving Circuit

9.3.2.1 SNR and Clock Jitter

The signal-to-noise ratio of the ADC is limited by three different factors, as shown in Equation 1. Quantization noise is typically not noticeable in pipeline converters and is 86 dB for a 14-bit ADC. Thermal noise limits SNR at low input frequencies while the clock jitter sets SNR for higher input frequencies.

$$SNR_{ADC}[dBc] = -20 \cdot \log \sqrt{10^{\frac{SNR_{Quantizatoin\ Noise}}{20}}} + \left(10^{\frac{SNR_{Thermal\ Noise}}{20}}\right)^{2} + \left(10^{\frac{SNR_{Thermal\ Noise}}{20}}\right)^{2} + \left(10^{\frac{SNR_{Jitter}}{20}}\right)^{2}$$
(1)

The SNR limitation resulting from sample clock jitter can be calculated with Equation 2:

$$SNR_{Jitter}[dBc] = -20 \cdot \log(2\pi \cdot f_{in} \cdot T_{Jitter})$$
(2)

The total clock jitter (T_{Jitter}) has two components: the internal aperture jitter (200 fs for the device) which is set by the noise of the clock input buffer and the external clock. T_{Jitter} can be calculated with Equation 3:

$$T_{Jitter} = \sqrt{(T_{Jitter,Ext.Clock_Input})^2 + (T_{Aperture_ADC})^2}$$
(3)



External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input while a faster clock slew rate improves the ADC aperture jitter. The devices have a thermal noise of 73 dBFS and internal aperture jitter of 200 fs. The SNR, depending on amount of external jitter for different input frequencies, is shown in Figure 153.




Figure 153. SNR vs Frequency vs Jitter

9.3.2.2 Input Clock Divider

The devices are equipped with an internal divider on the clock input. The divider allows operation with a faster input clock, thus simplifying the system clock distribution design. The clock divider can be bypassed (divide-by-1) for operation with a 160-MHz clock while the divide-by-2 option supports a maximum input clock of 320 MHz and the divide-by-4 option provides a maximum input clock frequency of 640 MHz.

9.3.3 Power-Down Control

The power-down functions of the ADC34J4x can be controlled either through the parallel control pin (PDN) or through an SPI register setting (see register Figure 181, register 15h). The PDN pin can also be configured via SPI to a global power-down or standby functionality, as shown in Table 3.


Table 3. Power-Down Modes

FUNCTION	POWER CONSUMPTION (mW)	WAKE-UP TIME (μs)
Global power-down	5	85
Standby	118	35



9.3.4 Internal Dither Algorithm

The ADC34J4x uses an internal dither algorithm to achieve high SFDR and a clean spectrum. However, the dither algorithm marginally degrades SNR, creating a trade-off between SNR and SFDR. If desired, the dither algorithm can be turned off by using the DIS DITH CHx registers bits. Figure 154 and Figure 155 show the effect of using dither algorithms.



9.3.5 JESD204B Interface

The ADC34J4x support device subclass 0, 1, and 2 with a maximum output data rate of 3.2 Gbps for each serial transmitter, as shown in Figure 156. The data of each ADC are serialized by 20x using an internal PLL and then transmitted out on one differential pair each. An external SYSREF (subclass 1) or SYNC (subclass 2) signal is used to align all internal clock phases and the local multiframe clock to a specific sampling clock edge. This process allows synchronization of multiple devices in a system and minimizes timing and alignment uncertainty.




Figure 156. JESD204B Interface



The JESD204B transmitter block consists of the transport layer, the data scrambler, and the link layer, as shown in Figure 157. The transport layer maps the ADC output data into the selected JESD204B frame data format and manages if the ADC output data or test patterns are being transmitted. The link layer performs the 8b/10b data encoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally data from the transport layer can be scrambled.

JESD204B Block Transport Layer Link Layer Frame Data 8b. 10b DA Mapping Encoding Scrambler DB $1+x^{14}+x^{15}$ DC Comma Characters DD Initial Lane Alignment **Test Patterns** SYNC

Figure 157. JESD204B Block

9.3.5.1 JESD204B Initial Lane Alignment (ILA)

The initial lane alignment process is started by the receiving device by asserting the SYNC signal. When a logic high is detected on the SYNC input pins, the ADC34J4x starts transmitting comma (K28.5) characters to establish code group synchronization. When synchronization is complete, the receiving device de-asserts the SYNC signal and the ADC34J4x starts the initial lane alignment sequence with the next local multiframe clock boundary. The ADC34J4x transmits four multiframes, each containing K frames (K is SPI programmable). Each multiframe contains the frame start and end symbols; the second multiframe also contains the JESD204 link configuration data.

9.3.5.2 JESD204B Test Patterns

There are three different test patterns available in the transport layer of the JESD204B interface. The ADC34J4x supports a clock output, an encoded, and a PRBS ($2^{15} - 1$) pattern. These patterns can be enabled via SPI register writes and are located in address 2Ah (bits 7:6).

9.3.5.3 JESD204B Frame Assembly

The JESD204B standard defines the following parameters:

- L is the number of lanes per link,
- M is the number of converters per device,
- F is the number of octets per frame clock period, and
- S is the number of samples per frame.

Table 4 lists the available JESD204B format and valid range for the ADC34J4x. The ranges are limited by the SERDES line rate and the maximum ADC sample frequency.

MINIMUM ADC **MAXIMUM ADC SAMPLING RATE MINIMUM SAMPLING RATE MAXIMUM** L М F S (MSPS) (Msps) f_{SERDES} (GSPS) MODE f_{SERDES} (Mbps) 4 4 2 1 15 300 160 3.2 20x (default) 2 4 4 1 10 400 80 3.2 40x

Table 4. LMFS Values and Interface Rate



The detailed frame assembly for quad-channel mode is shown in Figure 158. The frame assembly configuration can be changed from 20x (default) to 40x by setting the registers listed in Table 5.




Figure 158. JESD Frame Assembly

Table 5. Configuring 40x Mode

ADDRESS	DATA
2Bh	01h
30h	03h



9.3.5.4 Digital Outputs

The ADC34J4x JESD204B transmitter uses differential CML output drivers. The CML output current is programmable from 5 mA to 20 mA using SPI register settings. The output driver expects to drive a differential $100-\Omega$ load impedance; place the termination resistors as close to the receiver inputs as possible to avoid unwanted reflections and signal distortion. Because the JESD204B employs 8b, 10b encoding, the output data stream is dc-balanced and ac-coupling can be used avoiding the need to match up common-mode voltages between transmitter and receivers. Connect the termination resistors to the termination voltage as shown in Figure 159.





Figure 159. CML Output Connections

Figure 160 shows the data eye measurements of the device JESD204B transmitter against the JESD204B transmitter mask at 3.125 Gbps (156.25 MSPS, 20x mode).





9.4 Device Functional Modes

9.4.1 Digital Gain

The input full-scale amplitude can be selected between 1 V_{PP} to 2 V_{PP} (default is 2 V_{PP}) by choosing the appropriate digital gain setting via an SPI register write. Digital gain provides an option to trade-off SNR for SFDR performance. A larger input full-scale increases SNR performance (2 V_{PP} recommended for maximum SNR) while reduced input swing typically results in better SFDR performance. Table 6 lists the available digital gain settings.

Table 6. Digital Gain vs Full-Scale Amplitude

DIGITAL GAIN (dB)	MAX INPUT VOLTAGE (V _{PP})
0	2.0
0.5	1.89
1	1.78
1.5	1.68
2	1.59
2.5	1.50
3	1.42
3.5	1.34
4	1.26
4.5	1.19
5	1.12
5.5	1.06
6	1.00

9.4.2 Overrange Indication

The ADC34J4x provides two different overrange indications. The normal OVR (default) is triggered if the final 14-bit data output exceeds the maximum code value. The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after just nine clock cycles, thus enabling a quicker reaction to an overrange event. By default, the normal overrange indication is output on the OVRx pins (where x is A, B, C, or D). The fast OVR indication can be presented on the overrange pins by using the EN FOVR register bit.



9.5 Programming

The ADC34J4x can be configured using a serial programming interface, as described in this section.

9.5.1 Serial Interface

The device has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data), and SDOUT (serial interface data output) pins. Serially shifting bits into the device is enabled when SEN is low. Serial data SDATA are latched at every SCLK rising edge when SEN is active (low). The serial data are loaded into the register at every 24th SCLK rising edge when SEN is low. When the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active SEN pulse. The interface can function with SCLK frequencies from 20 MHz down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle.

9.5.1.1 Register Initialization

After power-up, the internal registers *must* be initialized to their default values through a *hardware reset* by applying a high pulse on the RESET pin (of durations greater than 10 ns); see Figure 161. If required, the serial interface registers can be cleared during operation either:

- 1. Through a hardware reset, or
- 2. By applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 06h) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

9.5.1.1.1 Serial Register Write

The device internal register can be programmed with these steps:

- 1. Drive the SEN pin low,
- 2. Set the R/W bit to 0 (bit A15 of the 16-bit address),
- 3. Set bit A14 in the address field to 1,
- 4. Initiate a serial interface cycle by specifying the address of the register (A13 to A0) whose content must be written, and
- 5. Write the 8-bit data that are latched in on the SCLK rising edge.



Programming (continued)

Figure 161 and Table 7 show the timing requirements for the serial register write operation.




Figure 161. Serial Register Write Timing Diagram

Table 7. Serial Interface Timing⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
f _{SCLK}	SCLK frequency (equal to 1 / t _{SCLK})	> dc		20	MHz
t _{SLOADS}	SEN to SCLK setup time	25			ns
t _{SLOADH}	SCLK to SEN hold time	25			ns
t _{DSU}	SDIO setup time	25			ns
t _{DH}	SDIO hold time	25			ns

⁽¹⁾ Typical values are at 25°C, full temperature range is from T_{MIN} = -40°C to T_{MAX} = 85°C, and AVDD = DVDD = 1.8 V, unless otherwise noted.

9.5.1.1.2 Serial Register Readout

The device includes a mode where the contents of the internal registers can be read back using the SDOUT pin. This readback mode may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC. Given below is the procedure to read contents of serial registers:

- 1. Drive the SEN pin low.
- 2. Set the R/W bit (A15) to 1. This setting disables any further writes to the registers.
- 3. Set bit A14 in the address field to 1.
- 4. Initiate a serial interface cycle specifying the address of the register (A13 to A0) whose content must be read.
- 5. The device outputs the contents (D7 to D0) of the selected register on the SDOUT pin.
- 6. The external controller can latch the contents at the SCLK rising edge.
- 7. To enable register writes, reset the R/W register bit to 0.



When READOUT is disabled, the SDOUT pin is in a high-impedance mode. If serial readout is not used, the SDOUT pin must float. Figure 162 shows a timing diagram of the serial register read operation. Data appear on the SDOUT pin at the SCLK falling edge with an approximate delay (t_{SD_DELAY}) of 20 ns, as shown in Figure 163.




Figure 162. Serial Register Read Timing Diagram




Figure 163. SDOUT Timing Diagram



9.5.2 Register Initialization

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin, as shown in Figure 164 and Table 8.




Figure 164. Initialization of Serial Registers after Power-Up

Table 8. Power-Up Timing

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
t ₁	Power-on delay	Delay from power up to active high RESET pulse	1			ms
t ₂	Reset pulse width	Active high RESET pulse width	10		1000	ns
t ₃	Register write delay	Delay from RESET disable to SEN active	100			ns

If required, the serial interface registers can be cleared during operation either:

- 1. Through hardware reset, or
- 2. By applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 06h) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

9.5.3 Start-Up Sequence

After power-up, the sequence described in Table 9 can be used to set up the ADC34J4x for basic operation.

Table 9. Start-Up Settings

STEP	DESCRIPTION	REGISTER ADDRESS AND DATA
1	Supply all supply voltages. There is no required power supply sequence for AVDD and DVDD	_
2	Pulse hardware reset (low to high to low) on pin 24	_
3	Optionally, configure the LMFS of the JESD204B interface in 40x mode, LMFS = 2441 (default is 20x mode, LMFS = 4421)	Address 2Bh, data 01h Address 30h, data 03h
4	Pulse SYNC~ from high to low to transmit data from k28.5 sync mode	_



9.6 Register Map

Table 10. Serial Register Map

REGISTER ADDRESS		REGISTER DATA							
A[13:0] (Hex)	7	6	5	4	3	2	1	0	
01	DIS DITH CHA DIS DITH			TH CHB	DIS DIT	'H CHC	DIS DI	TH CHD	
02	0	0	0	0	0	0	CHA GAIN EN	0	
03	0	0	0	0	0	0	CHB GAIN EN	0	
04	0	0	0	0	0	0	CHC GAIN EN	0	
05	0	0	0	0	0	0	CHD GAIN EN	0	
06	0	0	0	\$	SPECIAL MODE1 CHA	4	TEST PATTERN EN	RESET	
07	0	0	0	5	SPECIAL MODE1 CHE	3	EN FOVR	0	
08	0	0	0	5	SPECIAL MODE1 CHO)	0	0	
09	0	0	0	\$	SPECIAL MODE1 CHE)	ALIGN TEST PATTERN	DATA FORMAT	
0A	CHA TEST PATTERN					CHB TEST	T PATTERN		
0B		CHC TEST	PATTERN		CHD TEST PATTERN				
0C		CHA DIGI	TAL GAIN		CHB DIGITAL GAIN				
0D		CHC DIGI	TAL GAIN			CHD DIG	ITAL GAIN		
0E				CUSTOM PA	TTERN (13:6)				
0F			CUSTOM P.	ATTERN (5:0)	0			0	
15	CHA PDN	CHB PDN	CHC PDN	CHD PDN	STANDBY	GLOBAL PDN	0	PDN PIN DISABL	
27	CLK	DIV	0	0	0	0	0	0	
2A	SERDES TE	ST PATTERN	IDLE SYNC	TRP LAYER TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRAME ALIGN	TXMIT LINKDAT	
2B	0	0	0	0	0	0	CTRL K	CTRL F	
2F	SCR (SCR EN)	0	0	0	0	0	0	0	
30				OCTETS P	ER FRAME				
31	0	0	0		FRA	MES PER MULTI FF	RAME		
34		SUBCLASSV		0	0	0	0	0	
3A	SYNC REQ	OPTION SYNC REG	0	0 OUTPUT CURRENT SEL			0		
3B	LINK L	AYER TESTMODE S	EL[2:0]	LINK LAYER RPAT	0		PULSE DET MODES	3	
3C	FORCE LMFC COUNT			LMFC COUNT INIT	·		LMFC CO	TINI TNUC	

Copyright © 2014, Texas Instruments Incorporated



Register Map (continued)

Table 10. Serial Register Map (continued)

REGISTER ADDRESS	REGISTER DATA							
A[13:0] (Hex)	7	6	5	4	3	2	1	0
122	0	0	0	0	0	0		ECIAL CHA [1:0]
134	0	0	DIS DITH CHA	0	DIS DITH CHA	0	0	0
222	0	0	0	0	0	0		CIAL CHD [1:0]
234	0	0	DIS DITH CHD	0	DIS DITH CHD	0	0	0
422	0	0	0	0	0	0		CIAL CHB [1:0]
434	0	0	DIS DITH CHB	0	DIS DITH CHB	0	0	0
522	0	0	0	0	0	0		ECIAL CHC [1:0]
534	0	0	DIS DITH CHC	0	DIS DITH CHC	0	0	0



9.6.1 Serial Register Description

Figure 165. Register 01h

7 6	5	4	3	2	1	0
DIS DITH CHA DIS		ТН СНВ	DIS DIT	TH CHC	DIS DI	TH CHD

Table 11. Register 01h Description

Name	Description
Bits 7:6	DIS DITH CHA
	00 = Default 11 = Dither is disabled, high SNR mode is selected for channel A. In this mode, SNR typically improves by 0.5 dB at 70 MHz. Ensure that register 134 (bits 5 and 3) are also set to 11.
Bits 5:4	DIS DITH CHB
	00 = Default 11 = Dither is disabled, high SNR mode is selected for channel B. In this mode, SNR typically improves by 0.5 dB at 70 MHz. Ensure that register 434 (bits 5 and 3) are also set to 11.
Bits 3:2	DIS DITH CHC
	00 = Default 11 = Dither is disabled, high SNR mode is selected for channel C. In this mode, SNR typically improves by 0.5 dB at 70 MHz. Ensure that register 534 (bits 5 and 3) are also set to 11.
Bits 1:0	DIS DITH CHD
	00 = Default 11 = Dither is disabled, high SNR mode is selected for channel D. In this mode, SNR typically improves by 0.5 dB at 70 MHz. Ensure that register 234 (bits 5 and 3) are also set to 11.

Figure 166. Register 02h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	CHA GAIN EN	0

Table 12. Register 02h Description

Name	Description			
Bits 7:2	Must write 0			
Bit 1	CHA GAIN EN			
	Enable digital gain control for channel A. 0 = Default 1 = Digital gain for channel A can be programmed with the CHA DIGITAL GAIN bits.			
Bit 0	Must write 0			

Figure 167. Register 03h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	CHB GAIN EN	0

Table 13. Register 03h Description

Name	Description
Bits 7:2	Must be 0
Bit 1	CHB GAIN EN:
	Enable digital gain control for channel B. 0 = Default 1 = Digital gain for channel B can be programmed with the CHB DIGITAL GAIN bits.
Bit 0	Must write 0



Figure 168. Register 04h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	CHC GAIN EN	0

Table 14. Register 04h Description

Name	Description			
Bits 7:2	Must write 0			
Bit 1	CHC GAIN EN			
	Enable digital gain control for channel C. 0 = Default 1 = Digital gain for channel C can be programmed with the CHC DIGITAL GAIN bits.			
Bit 0	Must write 0			

Figure 169. Register 05h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	CHD GAIN EN	0

Table 15. Register 05h Description

Name	Description			
Bits 7:2	Must write 0			
Bit 1	CHD GAIN EN:			
	Enable digital gain control for channel D 0 = Default 1 = Digital gain for channel D can be programmed with the CHD DIGITAL GAIN bits.			
Bit 0	Must write 0			

Figure 170. Register 06h

7	6	5	4	3	2	1	0
0	0	0	SF	PECIAL MODE1 CH	НА	TEST PATTERN EN	RESET

Table 16. Register 06h Description

Name	Description			
Bits 7:5 Must write 0				
Bits 4:2 SPECIAL MODE1 CHA				
	010 = For frequencies < 120 MHz 111 = For frequencies > 120 MHz			
Bit 1	TEST PATTERN EN			
	This bit enables test pattern selection for the digital outputs. 0 = Normal operation 1 = Test pattern output enabled			
Bit 0	RESET: Software reset applied			
	This bit resets all internal registers to the default values and self-clears to 0.			



Figure 171. Register 07h

7	6	5	4	3	2	1	0
0	0	0	SPECIAL MODE1 CHB		EN FOVR	0	

Table 17. Register 07h Description

Name	Description					
Bits 7:5	Must write 0					
Bits 4:2	SPECIAL MODE1 CHB					
	010 = For frequencies < 120 MHz 111 = For frequencies > 120 MHz					
Bit 1	EN FOVR					
	0 = Normal OVR on OVRx pins 1 = Enable fast OVR on OVRx pins					
Bit 0	Must write 0					

Figure 172. Register 08h

7	6	5	4	3	2	1	0
0	0	0	SPECIAL MODE1 CHC			0	0

Table 18. Register 08h Description

Name	Description			
Bits 7:5	ust write 0			
Bits 4:2	SPECIAL MODE1 CHC			
	010 = For frequencies < 120 MHz 111 = For frequencies > 120 MHz			
Bits 1:0	Must write 0			



Figure 173. Register 09h

7	6	5	4	3	2	1	0
0	0	0	SI	PECIAL MODE1 CH	HD	ALIGN TEST PATTERN	DATA FORMAT

Table 19. Register 09h Description

Name	Description
Bits 7:5	Must write 0
Bits 4:2	SPECIAL MODE1 CHD
	010 = For frequencies < 120 MHz 111 = For frequencies > 120 MHz
Bit 1	ALIGN TEST PATTERN
	This bit aligns test patterns across the outputs of four channels. 0 = Test patterns of four channels are free running. 1 = Test patterns of four channels are aligned.
Bit 0	DATA FORMAT: Digital output data format
	0 = Twos complement 1 = Offset binary

Figure 174. Register 0Ah

7	6	5	4	3	2	1	0
	CHA TEST	PATTERN			CHB TEST	PATTERN	

Table 20. Register 0Ah Description

Name	Description
Bits 7:4	CHA TEST PATTERN
	These bits control the test pattern for channel A after the TEST PATTERN EN bit is set. 0000 = Normal operation 0001 = All 0's 0010 = All 1's 0011 = Toggle pattern: data alternate between 10101010101010 and 0101010101010. 0100 = Digital ramp: data increment by 1 LSB every clock cycle from code 0 to 16383. 0101 = Custom pattern: output data are the same as programmed by the CUSTOM PATTERN register bits. 0110 = Deskew pattern: data are 3AAAh. 1000 = PRBS pattern: data are a sequence of pseudo random numbers. 1001 = 8-point sine wave: data are a repetitive sequence of the following eight numbers that form a sine-wave: 0, 2399, 8192, 13984, 16383, 13984, 8192, 2399. Others = Do not use
Bits 3:0	CHB TEST PATTERN
	These bits control the test pattern for channel B after the TEST PATTERN EN bit is set. 0000 = Normal operation 0001 = All 0's 0010 = All 1's 0011 = Toggle pattern: data alternate between 10101010101010 and 01010101010101. 0100 = Digital ramp: data increment by 1 LSB every clock cycle from code 0 to 16383. 0101= Custom pattern: output data are the same as programmed by the CUSTOM PATTERN register bits. 0110 = Deskew pattern: data are 3AAAh. 1000 = PRBS pattern: data are a sequence of pseudo random numbers. 1001 = 8-point sine wave: data are a repetitive sequence of the following eight numbers that form a sine-wave: 0, 2399, 8192, 13984, 16383, 13984, 8192, 2399. Others = Do not use



Figure 175. Register 0Bh




Table 21. Register 0Bh Description

Name	Description			
Bits 7:4	CHC TEST PATTERN			
	These bits control the test pattern for channel C after the TEST PATTERN EN bit is set. 0000 = Normal operation 0001 = All 0's 0010 = All 1's 0011 = Toggle pattern: data alternate between 101010101010 and 0101010101010. 0100 = Digital ramp: data increment by 1 LSB every clock cycle from code 0 to 16383. 0101= Custom pattern: output data are the same as programmed by the CUSTOM PATTERN register bits. 0110 = Deskew pattern: data are 3AAAh. 1000 = PRBS pattern: data are a sequence of pseudo random numbers. 1001 = 8-point sine wave: data are a repetitive sequence of the following eight numbers that form a sine-wave: 0, 2399, 8192, 13984, 16383, 13984, 8192, 2399.			
Bits 3:0	CHD TEST PATTERN			
	These bits control the test pattern for channel D after the TEST PATTERN EN bit is set. 0000 = Normal operation 0001 = All 0's 0010 = All 1's 0011 = Toggle pattern: data alternate between 10101010101010 and 0101010101010. 0100 = Digital ramp: data increment by 1 LSB every clock cycle from code 0 to 16383. 0101= Custom pattern: output data are the same as programmed by the CUSTOM PATTERN register bits. 0110 = Deskew pattern: data are 3AAAh. 1000 = PRBS pattern: data are a sequence of pseudo random numbers. 1001 = 8-point sine wave: data are a repetitive sequence of the following eight numbers that form a sine-wave: 0, 2399, 8192, 13984, 16383, 13984, 8192, 2399. Others = Do not use			



Figure 176. Register 0Ch




Table 22. Register 0Ch Description

Name	Description		
Bits 7:4	CHA TEST PATTERN		
	In address 0Ch, these bits control the test pattern for channel A after the CHA GAIN EN bit is set. See Table 23 for register settings.		
Bits 3:0	CHB TEST PATTERN		
	In address 0Ch, these bits control the test pattern for channel B after the CHB GAIN EN bit is s Table 23 for register settings.		

Table 23. Channel Digital Gain

REGISTER VALUE	DIGITAL GAIN (dB)	MAXIMUM INPUT VOLTAGE (V _{PP})
0000	0	2.0
0001	0.5	1.89
0010	1	1.78
0011	1.5	1.68
0100	2	1.59
0101	2.5	1.50
0110	3	1.42
0111	3.5	1.34
1000	4	1.26
1001	4.5	1.19
1010	5	1.12
1011	5.5	1.06
1100	6	1.00

Figure 177. Register 0Dh

7	6	5	4	3	2	1	0
CHC TEST PATTERN					CHD TEST	PATTERN	

Table 24. Register 0Dh Description

Name	Description				
Bits 7:4	CHC TEST PATTERN				
	In address 0Dh, these bits control the test pattern for channel C after the CHC GAIN EN bit is set. See Table 23 for register settings.				
Bits 3:0	CHD TEST PATTERN				
	In address 0Dh, these bits control the test pattern for channel D after the CHD GAIN EN bit is set. See Table 23 for register settings.				

Figure 178. Register 0Eh

7	6	5	4	3	2	1	0	
CUSTOM PATTERN (13:6)								

Table 25. Register 0Eh Description

Name	Description		
Bits 7:0	CUSTOM PATTERN (13:6)		
	These bits set the 14-bit custom pattern (13:6) for all channels.		



Figure 179. Register 0Fh

7	6	5	4	3	2	1	0
CUSTOM PATTERN (5:0)							0

Table 26. Register 0Fh Description

Name	Description
Bits 7:2	CUSTOM PATTERN (5:0)
	These bits set the 14-bit custom pattern (5:0) for all channels.
Bits 1:0	Must write 0

Figure 180. Register 13h

7	6	5	4	3	2	1	0
LOW SPEED MODE	0	0	0	0	0	0	0

Table 27. Register 13h Description

Name	Description		
Bit 7	DW SPEED MODE		
	Use this bit for sampling frequencies < 25 MSPS. 0 = Normal operation 1 = Low-speed mode enabled		
Bits 6:0	Must write 0		



Figure 181. Register 15h

7	6	5	4	3	2	1	0
CHA PDN	CHB PDN	CHC PDN	CHD PDN	STANDBY	GLOBAL PDN	0	CONFIG PDN PIN

Table 28. Register 15h Description

Name	Description
Bit 7	CHA PDN: Power-down channel A
	0 = Normal operation 1 = Power-down channel A
Bit 6	CHB PDN: Power-down channel B
	0 = Normal operation 1 = Power-down channel B
Bit 5	CHC PDN: Power-down channel C
	0 = Normal operation 1 = Power-down channel C
Bit 4	CHD PDN: Power-down channel D
	0 = Normal operation 1 = Power-down channel D
Bit 3	STANDBY
	This bit places the ADCs of all four channels into standby. 0 = Normal operation 1 = Standby
Bit 2	GLOBAL PDN
	Places device in global power down. 0 = Normal operation 1 = Global power-down
Bit 1	Must write 0
Bit 0	CONFIG PDN PIN
	This bit configures the PDN pin as either global power-down or standby pin. 0 = Logic high voltage on the PDN pin sends places the into global power-down. 1 = Logic high voltage on the PDN pin places the device into standby.

Figure 182. Register 27h

7	6	5	4	3	2	1	0
CLK	DIV	0	0	0	0	0	0

Table 29. Register 27h Description

Name	Description			
Bits 7:6	CLK DIV: Internal clock divider for the input sampling clock			
	00 = Clock divider bypassed 01 = Divide-by-1 10 = Divide-by-2 11 = Divide-by-4			
Bits 5:0	Must write 0			



Figure 183. Register 2Ah

7 6	5	4	3	2	1	0
SERDES TEST PATTERN	IDLE SYNC	TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRAME ALIGN	TX LINK CONFIG DATA DIS

Table 30. Register 2Ah Description

Name	Description
	·
Bits 7:6	SERDES TEST PATTERN:
	These bits set the test patterns in the transport layer of the JESD204B interface. 00 = Normal operation
	01 = Outputs clock pattern (output is 10101010)
	10 = Encoded pattern (output is 1111111100000000)
	11 = Output is $2^{15} - 1$
Bit 5	IDLE SYNC
	This bit generates the long transport layer test pattern mode according to 5.1.6.3 clause of JESD204B specification. 0 = Test mode disabled 1 = Test mode enabled
Bit 4	TESTMODE EN
	This bit sets the output pattern when SYNC is high.
	0 = Sync code is k28.5 (0xBCBC)
	1 = Sync code is 0xBC50
Bit 3	FLIP ADC DATA
	This bit sets the output pattern when SYNC is high.
	0 = Normal operation 1 = Output data order is reversed: MSB – LSB
Bit 2	LANE ALIGN
Dit 2	
	This bit inserts a lane alignment character (K28.3) for the receiver to align to the lane boundary per section 5.3.3.5 of the JESD204B specification.
	0 = Normal operation
	1 = Inserts lane alignment characters
Bit 1	FRAME ALIGN
	This bit inserts a frame alignment character (K28.7) for the receiver to align to the frame boundary per section 5.3.3.4 of the JESD204B specification. 0 = Normal operation 1 = Inserts frame alignment characters
Bit 0	TX LINK CONFIG DATA DIS
	This bit disables the initial link alignment (ILA) sequence when SYNC is de-asserted. 0 = Normal operation 1 = ILA disabled

Figure 184. Register 2Bh

Ī	7	6	5	4	3	2	1	0
ĺ	0	0	0	0	0	0	CTRL K	CTRL F

Table 31. Register 2Bh Description

Name	Description
Bits 7:2	Must write 0
Bit 1	CTRL K: Enable bit for number of frames per multiframe
	0 = Default is 9 frames (20x mode) per multiframe 1 = Frames per multiframe can be set in register 31h
Bit 0	CTRL F: Enable bit for number of octets per frame
	0 = 20x mode using one lane per ADC (default is F = 2) 1 = Octets per frame can be specified in register 30h



Figure 185. Register 2Fh

7	6	5	4	3	2	1	0
SCRAMBLE EN	0	0	0	0	0	0	0

Table 32. Register 2Fh Description

Name	Description				
Bit 7	SCRAMBLE EN				
	This bit scrambles the enable bit in the JESD204B interface. 0 = Scrambling disabled 1 = Scrambling enabled				
Bits 6:0	Must write 0				

Figure 186. Register 30h

7	6	5	4	3	2	1	0
			OCTETS P	PER FRAME			

Table 33. Register 30h Description

Name	Description			
Bits 7:0	OCTETS PER FRAME			
	These bits set the number of octets per frame (F). 00000000 = 20x serialization: two octets per frame 00000011 = 40x serialization: four octets per frame			

Figure 187. Register 31h

7	6	5	4	3	2	1	0
0	0	0	FRAMES PER MULTI FRAME				

Table 34. Register 31h Description

Name	Description
Bits 7:5	Must write 0
Bits 4:0	FRAMES PER MULT IFRAME
	These bits set the number of frames per multiframe. After reset, the default settings for frames per multiframe are: 20x mode: K = 8 (for each mode, do not set K to a lower value).

Figure 188. Register 34h

7	6	5	4	3	2	1	0
	SUBCLASS		0	0	0	0	0

Table 35. Register 34h Description

Name	Description
Bits 7:5	SUBCLASS
	These bits set the JESD204B subclass. 000 = Subclass 0 (backward compatibility with JESD204A) 001 = Subclass 1 (deterministic latency using SYSREF signal) 010 = Subclass 2 (deterministic latency using SYNC detection)
Bits 4:0	Must write 0

Figure 189. Register 3Ah

7	6	5	4	3	2	1	0
SYNC REQ	SYNC REQ EN	0	0	OUTPUT CURRENT SEL		0	



Table 36. Register 3Ah Description

Name	Description					
Bit 7	SYNC REQ					
	This bit generates a synchronization request only when the SYNC REQ EN register bit is set. 0 = Normal operation 1 = Generates sync request					
Bit 6	SYNC REQ EN					
	0 = Sync request is made with the SYNCP~, SYNCM~ pins 1 = Sync request is made with the SYNC REQ register bit					
Bits 5:4	Must write 0					
Bits 3:1	OUTPUT CURRENT SEL: JESD output buffer current selection					
	Program current (mA) 000 = 16 001 = 12 010 = 8 011 = 4 100 = 32 101 = 28 110 = 24 111 = 20					
Bit 0	Must write 0					

Figure 190. Register 3Bh

7	6	5	4	3	2	1	0
LI	LINK LAYER TESTMODE		LINK LAYER RPAT	0	!	PULSE DET MODE	S

Table 37. Register 3Bh Description

Name	Description
Bits 7:5	LINK LAYER TESTMODE
	These bits generate a pattern according to clause 5.3.3.8.2 of the JESD204B document. 000 = Normal ADC data 001 = D21.5 (high frequency jitter pattern) 010 = K28.5 (mixed frequency jitter pattern) 011 = Repeat initial lane alignment (generates K28.5 character and repeat lane alignment sequences continuously) 100 = 12 octet RPAT jitter pattern
Bit 4	LINK LAYER RPAT
	This bit changes the running disparity in the modified RPAT pattern test mode (only when link layer test mode = 100). 0 = normal operation 1 = changes disparity
Bit 3	Must write 0
Bits 2:0	PULSE DET MODES
	These bits select different detection modes for SYSREF (subclass 1) and SYNC (subclass2).

Table 38. PULSE DET MODES Register Settings

D2	D1	D0	FUNCTIONALITY		
0	Don't care	0	Allow all pulses to reset input clock dividers		
1	Don't care	0	Do not allow reset of analog clock dividers		
Don't care	0 to 1 transition	1	Allow one pulse immediately after the 0 to1 transition to reset the divider		

SBAS664B - MAY 2014 - REVISED NOVEMBER 2014

Figure 191. Register 3Ch




Table 39. Register 3Ch Description

Name	Description
Bit 7	FORCE LMFC COUNT: Force LMFC count
	0 = Normal operation1 = Enables using different starting values for the LMFC counter
Bits 6:2	LMFC COUNT INIT
	If SYSREF is transmitted to the digital block, the LMFC count resets to 0 and K28.5 stops transmitting when the LMFC count reaches 31. The initial value that the LMFC count resets to can be set using LMFC COUNT INIT. In this manner, the Rx can be synchronized early because the Rx receives the LANE ALIGNMENT SEQUENCE early. The FORCE LMFC COUNT register bit must be enabled.
Bits 1:0	RELEASE ILANE SEQ
	These bits delay the lane alignment sequence generation by 0, 1, 2, or 3 multiframes after the code group synchronization. 00 = 0 01 = 1 10 = 2 11 = 3

Figure 192. Register 122h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	SPE MODE2 (CIAL CHA [1:0]

Table 40. Register 122h Description

Name	Description
Bits 7:2	Must write 0
Bit 1:0	SPECIAL MODE2 CHA [1:0]
	Always write 1 for better HD2 performance.

Figure 193. Register 134h

7	6	5	4	3	2	1	0
0	0	DIS DITH CHA	0	DIS DITH CHA	0	0	0

Table 41. Register 134h Description

Name	Description
Bits 7:6	Must write 0
Bit 5	DIS DITH CHA
	00 = Default 11 = Dither is disabled and high SNR mode is selected for channel A. In this mode, SNR typically improves by 0.5 dB at 70 MHz. Ensure that register 01h (bits 3:2) are also set to 11.
Bit 4	Must write 0
Bit 3	DIS DITH CHA
	00 = Default 11 = Dither is disabled and high SNR mode is selected for channel A. In this mode, SNR typically improves by 0.5 dB at 70 MHz. Ensure that register 01h (bits 3:2) are also set to 11.
Bits 2:0	Must write 0



Figure 194. Register 222h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	SPECIAL MODE2 CHD [1:0]	0

Table 42. Register 222h Description

Name	Description
Bits 7:2	Must write 0
Bit 1:0	SPECIAL MODE2 CHD [1:0]
	Always write 1 for better HD2 performance.

Figure 195. Register 234h

7	6	5	4	3	2	1	0
0	0	DIS DITH CHD	0	DIS DITH CHD	0	0	0

Table 43. Register 234h Description

Name	Description							
Bits 7:6	Must write 0							
Bit 5	DIS DITH CHD							
	00 = Default 11 = Dither is disabled and high SNR mode is selected for channel D. In this mode, SNR typically improves by 0.5 dB at 70 MHz. Ensure that register 01h (bits 3:2) are also set to 11.							
Bit 4	Must write 0							
Bit 3	DIS DITH CHD							
	00 = Default 11 = Dither is disabled and high SNR mode is selected for channel D. In this mode, SNR typically improves by 0.5 dB at 70 MHz. Ensure that register 01h (bits 3:2) are also set to 11.							
Bits 2:0	Must write 0							

Figure 196. Register 422h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	SPECIAL MODE2 CHB [1:0]	0

Table 44. Register 422h Description

Name	Description
Bits 7:2	Must write 0
Bit 1:0	SPECIAL MODE2 CHB [1:0]
	Always write 1 for better HD2 performance.



Figure 197. Register 434h

7	6	5	4	3	2	1	0
0	0	DIS DITH CHB	0	DIS DITH CHB	0	0	0

Table 45. Register 434h Description

Name	Description
Bits 7:6	Must write 0
Bit 5	DIS DITH CHB
	00 = Default 11 = Dither is disabled and high SNR mode is selected for channel B. In this mode, SNR typically improves by 0.5 dB at 70 MHz. Ensure that register 01h (bits 3:2) are also set to 11.
Bit 4	Must write 0
Bit 3	DIS DITH CHB
	00 = Default 11 = Dither is disabled and high SNR mode is selected for channel B. In this mode, SNR typically improves by 0.5 dB at 70 MHz. Ensure that register 01h (bits 3:2) are also set to 11.
Bits 2:0	Must write 0

Figure 198. Register 522h

7	6	5	4	4 3 2 1		0	
0	0	0	0	0	0	SPECIAL MODE2 CHC [1:0]	0

Table 46. Register 522h Description

Name	Description								
Bits 7:2	Must write 0								
Bit 1:0	SPECIAL MODE2 CHC [1:0]								
	Always write 1 for better HD2 performance.								

Figure 199. Register 534h

7	6	5	4	3	2	1	0
0	0	DIS DITH CHC	0	DIS DITH CHC	0	0	n

Table 47. Register 534h Description

Name	Description
Bits 7:6	Must write 0
Bit 5	DIS DITH CHC
	00 = Default 11 = Dither is disabled and high SNR mode is selected for channel C. In this mode, SNR typically improves by 0.5 dB at 70 MHz. Ensure that register 01h (bits 3:2) are also set to 11.
Bit 4	Must write 0
Bit 3	DIS DITH CHC
	00 = Default 11 = Dither is disabled and high SNR mode is selected for channel C. In this mode, SNR typically improves by 0.5 dB at 70 MHz. Ensure that register 01h (bits 3:2) are also set to 11.
Bits 2:0	Must write 0




10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

Typical applications involving transformer-coupled circuits are discussed in this section. Transformers (such as ADT1-1WT or WBC1-1) can be used up to 250 MHz to achieve good phase and amplitude balances at ADC inputs. While designing the dc driving circuits, the ADC input impedance must be considered. Figure 200 and Figure 201 show the impedance ($Z_{in} = R_{in} \mid\mid C_{in}$) across the ADC input pins.



10.2 Typical Applications

10.2.1 Driving Circuit Design: Low Input Frequencies




Figure 202. Driving Circuit for Low Input Frequencies



Typical Applications (continued)

10.2.1.1 Design Requirements


For optimum performance, the analog inputs must be driven differentially. An optional $5-\Omega$ to $15-\Omega$ resistor in series with each input pin can be kept to damp out ringing caused by package parasitics. The drive circuit may have to be designed to minimize the impact of kick-back noise generated by sampling switches opening and closing inside the ADC, as well as ensuring low insertion loss over the desired frequency range and matched impedance to the source.

10.2.1.2 Detailed Design Procedure

A typical application using two back-to-back coupled transformers is shown in Figure 202. The circuit is optimized for low input frequencies. An external R-C-R filter using $50-\Omega$ resistors and a 22-pF capacitor is used. With the series inductor (39 nH), this combination helps absorb the sampling glitches.

10.2.1.3 Application Curve

Figure 203 shows the performance obtained by using the circuit in Figure 202.





Typical Applications (continued)

10.2.2 Driving Circuit Design: Input Frequencies Between 100 MHz to 230 MHz




Figure 204. Driving Circuit for Mid-Range Input Frequencies (100 MHz < fin < 230 MHz)

10.2.2.1 Design Requirements


See the *Design Requirements* section for further details.

10.2.2.2 Detailed Design Procedure

When input frequencies are between 100 MHz to 230 MHz, an R-LC-R circuit can be used to optimize performance, as shown in Figure 204.

10.2.2.3 Application Curve

Figure 205 shows the performance obtained by using the circuit shown in Figure 204.





Typical Applications (continued)

10.2.3 Driving Circuit Design: Input Frequencies Greater than 230 MHz




Figure 206. Driving Circuit for High Input Frequencies (f_{IN} > 230 MHz)

10.2.3.1 Design Requirements


See the *Design Requirements* section for further details.

10.2.3.2 Detailed Design Procedure

For high input frequencies (> 230 MHz), using the R-C-R or R-LC-R circuit does not show significant improvement in performance. However, a series resistance of 10 Ω can be used as shown in Figure 206.

10.2.3.3 Application Curve

Figure 207 shows the performance obtained by using the circuit shown in Figure 206.



11 Power-Supply Recommendations

The device requires a 1.8-V nominal supply for AVDD and DVDD. There are no specific sequence power-supply requirements during device power-up. AVDD and DVDD can power up in any order.



12 Layout

12.1 Layout Guidelines

The ADC34J4x EVM layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in Figure 208. Some important points to remember while laying out the board are:

- 1. Analog inputs are located on opposite sides of the device pin out to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog input traces exit the pin out in opposite directions, as shown in the reference layout of Figure 208 as much as possible.
- 2. In the device pin out, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of Figure 208 as much as possible.
- 3. Keep digital outputs away from the analog inputs. When these digital outputs exit the pin out, do not keep the digital output traces parallel to the analog input traces because this configuration may result in coupling from digital outputs to analog inputs and degrade performance. Design all digital output traces to the receiver [such as a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC)] to be matched in length to avoid skew among outputs.
- 4. At each power-supply pin (AVDD and DVDD), keep a 0.1- μ F decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of 10- μ F, 1- μ F, and 0.1- μ F capacitors can be kept close to the supply source.

12.2 Layout Example




Figure 208. Typical Layout of the ADC34J4x Board



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 48. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ADC34J42	Click here	Click here	Click here	Click here	Click here
ADC34J43	Click here	Click here	Click here	Click here	Click here
ADC34J44	Click here	Click here	Click here	Click here	Click here
ADC34J45	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

PowerPAD is a trademark of Texas Instruments, Inc.

All other trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

16-Nov-2014

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADC34J42IRGZ25	ACTIVE	VQFN	RGZ	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ34J42	Samples
ADC34J42IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ34J42	Samples
ADC34J42IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ34J42	Samples
ADC34J43IRGZ25	ACTIVE	VQFN	RGZ	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ34J43	Samples
ADC34J43IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ34J43	Samples
ADC34J43IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ34J43	Samples
ADC34J44IRGZ25	ACTIVE	VQFN	RGZ	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ34J44	Samples
ADC34J44IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ34J44	Samples
ADC34J44IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ34J44	Samples
ADC34J45IRGZ25	ACTIVE	VQFN	RGZ	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ34J45	Samples
ADC34J45IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ34J45	Samples
ADC34J45IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ34J45	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.



PACKAGE OPTION ADDENDUM

16-Nov-2014

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2014


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC34J42IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADC34J42IRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADC34J43IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADC34J43IRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADC34J44IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADC34J44IRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADC34J45IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADC34J45IRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2

www.ti.com 6-Nov-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC34J42IRGZR	VQFN	RGZ	48	2500	336.6	336.6	28.6
ADC34J42IRGZT	VQFN	RGZ	48	250	213.0	191.0	55.0
ADC34J43IRGZR	VQFN	RGZ	48	2500	336.6	336.6	28.6
ADC34J43IRGZT	VQFN	RGZ	48	250	213.0	191.0	55.0
ADC34J44IRGZR	VQFN	RGZ	48	2500	336.6	336.6	28.6
ADC34J44IRGZT	VQFN	RGZ	48	250	213.0	191.0	55.0
ADC34J45IRGZR	VQFN	RGZ	48	2500	336.6	336.6	28.6
ADC34J45IRGZT	VQFN	RGZ	48	250	213.0	191.0	55.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



RGZ (S-PVQFN-N48)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



RGZ (S-PVQFN-N48)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers Industrial www.ti.com/industrial www.ti.com/clocks Interface interface.ti.com Medical www.ti.com/medical www.ti.com/security Logic logic.ti.com Security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>