

# 32.768 kHz and MHz GreenCLK

### **General Description**

The SLG3NT3342 is the second generation of the GreenCLK technology that uses a 25 MHz Reference Crystal to provide two 32.768 kHz clock outputs, two 25 MHz clock outputs, and one 12 MHz clock output. The part supports a non-rechargeable or rechargeable coin cell battery (ex. CR2032 or ML 1220) as the power source for the ultra low power Hibernate mode operation.


### **Features**

- 32.768k\_A: 32.768 kHz GreenCLK 2 technology for RTC
- 25M\_A: 3.3 V swing 25 MHz for LAN REFCLK
- 25M\_B: 1.05 V swing 25 MHz for Intel PCH
- 12M: 12 MHz without spread
- Scalable VIO for 32.768k\_B, 25M\_B, and 12M
- Improved performance over temperature
- Supports Industrial temperature range
- No 32.768 kHz tuning fork crystal
- Removes up to 11 components from a standard notebook and/or netbook design
- · Smaller package and layout foot print
- 18-pin TQFN: 2 x 3.5 x 0.75 mm, 0.4 mm pitch
- Pb-Free / Halogen-Free / RoHS compliant

### **Output Summary**


- 2x 32.768 kHz clock outputs (1.5 μA in Hibernate Mode)
- 2x 25 MHz clock outputs (1.5 mA in Active Mode)
- 1x 12 MHz clock output (11 mA in Active Mode)

### **Pin Configuration**



18-pin TQFN (Top View)

### **Block Diagram**





### **Pin Description**

Pin#	Pin Name	Type <sup>1</sup>	Pin Description <sup>2</sup>
1	X2	O, SE	Crystal Interface: 25 MHz, OSC output
2	X1	I	Crystal Interface: 25 MHz, OSC input
3	VDD	PWR	Power Supply: 3.3 V for Active Mode
4	VIO_25M_B	PWR	Power Supply: Power for 25M_B output
5	GND	GND	Ground
6	25M_B	O, SE	Clock Output: 25 MHz output (Stop by V <sub>IO_25M_B</sub> )
7	25M_A	O, SE	Clock Output: 25 MHz output (Stop by V <sub>IO_25M_A</sub> )
8	GND	GND	Ground
9	VIO_25M_A	PWR	Power Supply: Power for 25M_A output
10	32.768k_A	O, SE	Clock Output: 32.768 kHz output for RTC (Free Running)
11	VRTC	PWR	<b>Power Supply:</b> Power for 32.768 kHz output. Connect to a non-rechargeable or rechargeable coin cell battery $^{3,4}$ (ex. CR2032 or ML1220). 32.768 kHz (32.768k_A) clock will draw power from this pin during Hibernate Mode (when $V_{3.3A} = 0 \ V$ and $V_{DD} = 0 \ V$ ). 22 $\mu F$ decoupling capacitor is recommended.
12	VIOE_12M	PWR	<b>Power Supply:</b> Serves as power for 12M output as well as enable signal for the Standard PLL
13	12M	O, SE	Clock Output: 12 MHz output from Standard PLL (Stop by V <sub>IOE_12M</sub> )
14	VIO_32k_B	PWR	Power Supply: Power for 32.768k_B output
15	GND	GND	Ground
16	32.768k_B	O, SE	Clock Output: 32.768 kHz output (Stop by V <sub>IO_32k_B</sub> )
17	VOUT	PWR	Power Output: 2.2 μF decoupling capacitor is recommended.
18	V3.3A	PWR	<b>Power Supply:</b> Power for 32.768 kHz outputs. Both 32.768 kHz (32.768k_A and 32.768k_B) clocks will draw power from this pin during Active and/or Suspend Mode (when $V_{3.3A} = 3.3 \text{ V}$ ).
Exposed Bottom Pad	GND	GND	Ground

### Notes:

- 1. Type Definitions
  - PWR: power
  - GND: ground
  - I: input
  - O: output
  - SE: single ended signal
- 2. It is recommended that all Power Supply pins have a decoupling capacitor attached (0.1  $\mu F$  minimum).
- 3. When CR coin cell battery is used, place a 301 Ω resistor between the coin cell and the decoupling capacitor to meet the UL safety requirement.
- 4. When ML coin cell battery is used, place a 100  $\Omega$  resistor between the coin cell and the decoupling capacitor to meet the UL safety requirement.

000-003NT3342-050 Page 2 of 17



### **Absolute Maximum Ratings**

Parameter	Description	Min.	Max.	Unit
V <sub>DD</sub>	Voltage on VDD pin relative to GND	-0.3	4.2	V
V <sub>3.3A</sub>	Voltage on V3.3A pin relative to GND	-0.3	4.2	V
V <sub>RTC</sub>	Voltage on VRTC pin relative to GND	-0.3	4.2	V
T <sub>S</sub>	Storage Temperature	-65	150	°C
ESD <sub>HBM</sub>	ESD Protection (Human Body Model)		2000	V
MSL	Moisture Sensitivity Level	•		

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **Recommended Operating Temperature**

Parameter	Description	Min.	Max.	Unit
T <sub>O</sub>	Operating Temperature	-40	85	°C

### **Recommended 25 MHz Reference Crystal Specifications**

Symbol	Description	Conditions	Min	Тур	Max	Unit
F <sub>INI</sub>	Initial Frequency			25		MHz
F <sub>ERRI</sub>	Frequency Accuracy	@ 25 °C			±10	ppm
F <sub>ERRT</sub>	Frequency Error over Temperature	uency Error over Temperature @ -40 °C to 85 °C			±10	ppm
F <sub>AGE</sub>	Frequency Aging	per year			±1 <sup>1</sup>	ppm
DL	Drive Level				100	μW
C <sub>L</sub>	Crystal Load Capacitance	Parallel Resonance		8		pF
AT	AT Cut Crystal					
Mode	Fundamental					

### Notes

000-003NT3342-050 Page 3 of 17

<sup>1.</sup> Vendor Specific: Frequency aging may be different per crystal used. Check with crystal vendor for specific value. SLG3NT3342 outputs will track the crystal frequency aging as stated in other sections of this datasheet.



### 32.768 kHz Clock Output Characteristics (32.768k\_A & 32.768k\_B in Hibernate/Suspend Mode)

 $T_A$  = 25 °C,  $V_{RTC}$  = 2.9 V, ( $V_{3.3A}$  = 3.3 V for Suspend Mode) (unless otherwise stated)

Symbol	Description	Conditions	Min	Тур	Max	Unit
32F <sub>INI</sub>	Initial Frequency			32.768		kHz
32F <sub>ERRI</sub> 1	Frequency Error at Room Tempera-	@ 25 °C		±17	±23.0	ppm
321 ERRI	ture	@ 25 O		±1.5	±2.0	sec/day
32F <sub>ERRT</sub> 1	Frequency Error over Operating	@ -40 °C to 85 °C		±24.2	±34.5	ppm
SZI ERRI	Temperature Range	9 - 40 0 10 05 0		±2.1	±3.0	sec/day
32F <sub>AGE</sub>	Frequency Aging	per year	Re	ppm		
DC	Duty Cycle	0.5 V for 32.768k_A; 0.5 x V <sub>IO_32k_B</sub> for 32.768k_B	45	50	55	%
		for 32.768k_A	0.8	1.0	1.2	V
V <sub>OH</sub>	Output Voltage HIGH	for 32.768k_B	0.8 x V <sub>IO_32k_B</sub>			V
		for 32.768k_A			0.3	V
V <sub>OL</sub>	Output Voltage LOW	for 32.768k_B			0.2 x V <sub>IO_32k_B</sub>	V

### Notes

- 1. a. Respective values for this parameter is guaranteed only when the recommended 25 MHz Reference Crystal is used, and the values take into account the crystal variations.
  - b. Assumes crystal ppm spec is a  $\boldsymbol{\sigma}$  or Gaussian distribution.
  - c. Assumes crystal load capacitors are within ±5% of ideal value.
  - d. Assumes measurement is 7 day average.
- 2. This parameter tracks Reference Crystal characteristics.

### 32.768 kHz Clock Output Characteristics (32.768k\_A & 32.768k\_B in Active Mode)

 $T_A = 25$  °C,  $V_{RTC} = 2.9$  V,  $V_{3.3A} = 3.3$  V,  $V_{DD} = 3.3$  V (unless otherwise stated)

Symbol	Description	Conditions	Min	Тур	Max	Unit
32F <sub>INI</sub>	Initial Frequency			32.768		kHz
32F <sub>ERRI</sub>	Frequency Error at Room Temperature	@ 25 °C	Re	eference Cryst	al <sup>1</sup>	ppm
32F <sub>ERRT</sub>	Frequency Error over Operating Temperature Range	@ -40 °C to 85 °C	Re	eference Cryst	al <sup>1</sup>	ppm
32F <sub>AGE</sub>	Frequency Aging	per year	Re	al <sup>1</sup>	ppm	
DC	Duty Cycle	0.5 V for 32.768k_A; 0.5 x V <sub>IO_32k_B</sub> for 32.768k_B	45	50	55	%
		for 32.768k_A	0.8	1.0	1.2	V
V <sub>OH</sub>	Output Voltage HIGH	for 32.768k_B	0.8 x V <sub>IO_32k_B</sub>			V
		for 32.768k_A			0.3	V
V <sub>OL</sub>	Output Voltage LOW	for 32.768k_B			0.2 x V <sub>IO_32k_B</sub>	٧

### Notes:

000-003NT3342-050 Page 4 of 17

<sup>1.</sup> This parameter tracks Reference Crystal characteristics.



### 25 MHz Clock Output Characteristics (25M\_A)

 $T_A$  = 25 °C,  $V_{RTC}$  = 2.9 V,  $V_{3.3A}$  = 3.3 V,  $V_{DD}$  = 3.3 V (unless otherwise stated)

Description	Conditions	Min	Тур	Max	Unit				
Initial Frequency			25		MHz				
Frequency Error at Room Temperature	@ 25 °C	Re	Reference Crystal <sup>1</sup>						
Frequency Error over Operating Temperature Range	@ -40 °C to 85 °C	Re	al <sup>1</sup>	ppm					
Frequency Aging	per year	Re	eference Cryst	al <sup>1</sup>	ppm				
Duty Cycle	0.5 x V <sub>IO_25M_A</sub>	45	50	55	%				
Output Voltage HIGH	I <sub>OH</sub> = 1 mA	0.8 x V <sub>IO_25M_A</sub>			V				
Output Voltage LOW	I <sub>OL</sub> = -1 mA			0.2 x V <sub>IO_25M_A</sub>	٧				
	Initial Frequency Frequency Error at Room Temperature Frequency Error over Operating Temperature Range Frequency Aging Duty Cycle Output Voltage HIGH	Initial Frequency  Frequency Error at Room Temperature  Prequency Error over Operating Temperature Range  Frequency Aging  Duty Cycle  Output Voltage HIGH  Prequency  0.5 x V <sub>IO_25M_A</sub> I <sub>OH</sub> = 1 mA	Initial Frequency  Frequency Error at Room Temperature @ 25 °C Reference Responsible R	Initial Frequency  Frequency Error at Room Temperature  @ 25 °C  Reference Cryst  Frequency Error over Operating Temperature Range  Frequency Aging  Per year  Duty Cycle  Output Voltage HIGH  Output Voltage HIGH  25  Reference Cryst  Output Voltage HIGH  0.5 x V <sub>IO_25M_A</sub> Output Voltage HIGH  25	Initial Frequency  Frequency Error at Room Temperature  @ 25 °C  Reference Crystal 1  Frequency Error over Operating Temperature Range  @ -40 °C to 85 °C  Reference Crystal 1  Frequency Aging  per year  Per year  Duty Cycle    0.5 x V <sub>IO_25M_A</sub>   45   50   55    Output Voltage HIGH    0.6 x V <sub>IO_25M_A</sub>   0.8 x				

Notes:

### 25 MHz Clock Output Characteristics (25M\_B)

 $\rm T_A$  = 25 °C,  $\rm V_{RTC}$  = 2.9 V,  $\rm V_{3.3A}$  = 3.3 V,  $\rm V_{DD}$  = 3.3 V (unless otherwise stated)

Symbol	Description	Conditions	Min	Тур	Max	Unit			
F <sub>INI</sub>	Initial Frequency			25		MHz			
F <sub>ERRI</sub>	Frequency Error at Room Temperature	@ 25 °C	Re	Reference Crystal <sup>1</sup>					
F <sub>ERRT</sub>	Frequency Error over Operating Temperature Range	@ -40 °C to 85 °C	Re	al <sup>1</sup>	ppm				
F <sub>AGE</sub>	Frequency Aging	per year	Re	al <sup>1</sup>	ppm				
DC	Duty Cycle	0.5 x V <sub>IO_25M_B</sub>	45	50	55	%			
V <sub>OH</sub>	Output Voltage HIGH	I <sub>OH</sub> = 1 mA	0.8 x V <sub>IO_25M_B</sub>			٧			
V <sub>OL</sub>	Output Voltage LOW	I <sub>OL</sub> = -1 mA			0.2 x V <sub>IO_25M_B</sub>	V			

Notes:

000-003NT3342-050 Page 5 of 17

<sup>1.</sup> This parameter tracks Reference Crystal characteristics.

<sup>1.</sup> This parameter tracks Reference Crystal characteristics.



### 12 MHz Clock Output Characteristics (12M)

 $\rm T_A$  = 25 °C,  $\rm V_{RTC}$  = 2.9 V,  $\rm V_{3.3A}$  = 3.3 V,  $\rm V_{DD}$  = 3.3 V (unless otherwise stated)

Symbol	Description	Conditions	Min	Тур	Max	Unit		
F <sub>INI</sub>	Initial Frequency	uency				MHz		
F <sub>ERRI</sub>	Frequency Error at Room Temperature	@ 25 °C	Re	Reference Crystal <sup>1</sup>				
F <sub>ERRT</sub>	Frequency Error over Operating Temperature Range	@ -40 °C to 85 °C	Re	Reference Crystal <sup>1</sup>				
F <sub>AGE</sub>	Frequency Aging	per year	Re	Reference Crystal <sup>1</sup>				
DC	Duty Cycle	0.5 x V <sub>IOE_12M</sub>	45	50	55	%		
V <sub>OH</sub>	Output Voltage HIGH	I <sub>OH</sub> = 1 mA	0.8 x V <sub>IOE_12M</sub>	l		V		
V <sub>OL</sub>	Output Voltage LOW	I <sub>OL</sub> = -1 mA			0.2 x V <sub>IOE_12M</sub>	V		
t <sub>LCK</sub>	Standard PLL Lock Time	VIOE_12M to 12M	1		3	ms		

Notes:

000-003NT3342-050 Page 6 of 17

<sup>1.</sup> This parameter tracks Reference Crystal characteristics.



### Power Supply Electrical Specifications (VDD, V3.3A, VRTC, and VIO)

 $T_A = 25 \, ^{\circ}C$ 

Symbol	Description	Conditions	Min	Тур	Max	Unit
$V_{DD}$	Operating Voltage for VDD	Active Mode	3.0	3.3	3.6	V
V <sub>3.3A</sub>	Operating Voltage for V3.3A	Active/Suspend Mode	3.0	3.3	3.6	V
V <sub>RTC</sub>	Operating Voltage for VRTC	In any Mode	2.3	2.9	3.0	V
V <sub>IO_32k_B</sub>	Operating Voltage for VIO_32k_B	Active/Suspend Mode	0.9975	3.3	3.6	V
V <sub>IO_25M_A</sub>	Operating Voltage for VIO_25M_A	Active Mode	3.0	3.3 <sup>2</sup>	3.6	V
V <sub>IO_25M_B</sub>	Operating Voltage for VIO_25M_B	Active Mode	0.9975	1.05 <sup>3</sup>	1.575	V
V <sub>IOE_12M</sub>	Operating Voltage for VIOE_12M	Active Mode	1.6	3.3	3.6	V
V <sub>SW</sub> <sup>4</sup>	V <sub>DD</sub> trip point for Active Mode Entry and Exit		1.7		2.1	V
I <sub>VRTC</sub> 1	V <sub>RTC</sub> current consumption in Hibernate Mode	V <sub>DD</sub> = 0 V, V <sub>3.3A</sub> = 0 V, V <sub>RTC</sub> = 2.9 V		1.5		μА
I <sub>V3.3A</sub> 1	V <sub>3.3A</sub> current consumption in Active and/or Suspend Mode	$V_{DD} = 3.3 \text{ V or } 0 \text{ V},$ $V_{3.3A} = 3.3 \text{ V},$ $V_{RTC} = 2.9 \text{ V}$	3 V or 0 V, 3.3 V, 2.9 V			μА
I <sub>VDDA</sub> 1,5	V <sub>DD</sub> current consumption in Active Mode with Standard PLL in Power Down Mode	V <sub>DD</sub> = 3.3 V, V <sub>3.3A</sub> = 3.3 V, V <sub>RTC</sub> = 2.9 V, V <sub>IOE_12M</sub> = 0 V		1.5		mA
I <sub>VDDAP</sub> 1,6	V <sub>DD</sub> current consumption in Active Mode with Standard PLL Enabled	$V_{DD} = 3.3 \text{ V},$ $V_{3.3A} = 3.3 \text{ V},$ $V_{RTC} = 2.9 \text{ V},$ $V_{IOE\_12M} = 3.3 \text{ V}$		11		mA
V.	VOUT Output Voltage Level	Hibernate Mode	V <sub>RTC</sub> - 0.5	V <sub>RTC</sub> - 0.4	V <sub>RTC</sub> - 0.3	V
V <sub>OUT</sub>	VOOT Output vollage Level	Active/Suspend Mode	V <sub>3.3A</sub> - 0.5	V <sub>3.3A</sub> - 0.4	V <sub>3.3A</sub> - 0.3	V
I <sub>OUT</sub> 1	Current Output on VOUT	In any Mode		2.5	6	μА

### Notes:

- 1. Average current depends on application and output load. Specified values are for No Load condition.
- 2. Recommended as the clock source for a LAN controller.
- 3. Recommended as the clock source for the Intel PCH or ICH.
- 4.  $V_{SW}$  range includes hysteresis of ±50 mV.
- 5. All outputs are active except the output from the Standard PLL.
- 6. All outputs are active including the output from the Standard PLL.

000-003NT3342-050 Page 7 of 17



### Full State Table: Power Modes, Power Supply & Output Controls per Clock Output Functions

	Po	wer S	upply	<sup>1</sup> & Ou	tput C	ontro	2,5		Cloc	k Out	put & '	V <sub>OUT</sub> (	typ)	Current (typ)		
Power Mode (Power State)	V <sub>RTC</sub>	V <sub>3.3A</sub>	V <sub>DD</sub>	V <sub>IO_32k_B</sub>	V <sub>IO_25M_A</sub>	V <sub>IO_25M_B</sub>	V <sub>IOE_12M</sub>	32.768k_A	32.768k_B	25M_A	25M_B	12M	V <sub>OUT</sub> [V]	IVRTC [µA]	l <sub>V3.3A</sub> [μ <b>A</b> ]	<sub>9</sub> [wa] odA
Hibernate Mode	Н	L <sup>4</sup>	L <sup>4</sup>	L <sup>4</sup>	L <sup>4</sup>	L <sup>4</sup>	L <sup>4</sup>	ON	OFF	OFF	OFF	OFF	V <sub>RTC</sub> - 0.4	1.5	0	0
Suspend Mode	Н	Н	$L^4$	L	L <sup>4</sup>	$L^4$	$L^4$	ON	OFF	OFF	OFF	OFF	V <sub>3.3A</sub> - 0.4	0	7	0
Suspend Mode	"	"	_	Н	_		_	ON	ON	OII	OII	OII	V3.3A - 0.4	U	,	U
				L	V	V			OFF	3	3					
	н			Н	Ů	,			ON					0		1.5
Active Mode		н	н	V		V	L	ON	3	OFF	3	OFF	V <sub>3.3A</sub> - 0.4		7	
w/ PLL PD				-	Н					ON			3.3A			
				V	V L	ļ		3	3	OFF						
						Н					ON					
				L	V	V			OFF	3	3					
				Н			ļ		ON							
Active Mode w/ PLL Enabled	Н	Н	Н	V	L	V	Н	ON	3	OFF	3	ON	V <sub>3.3A</sub> - 0.4	0	7	11
w, i LL Liiabieu					Н	<b>.</b>	<u> </u>			ON	055					
				V	V		<u> </u>		3	3	OFF					
						Н					ON					


### Notes:

- 1. Refer to the Power Supply Electrical Specifications (VDD, V3.3A, VRTC, and VIO) for respective voltage ranges. Please note that ( $V_{RTC} = H \& V_{3.3A} = L \& V_{DD} = H$ ) is an illegal condition.
- 2. States
  - · L: Grounded
  - H: Powered
  - V: Valid, must be L or H
- 3. This output could be ON or OFF depending on the associated  $\mathrm{V}_{\mathrm{IO}}$ 
  - ON: when  $V_{IO} = H$
  - OFF: when  $V_{IO} = L$
- 4. May be floated.
- 5. VDD power up (L to H) should always precede VIOE\_12M transition (L to H) for proper functionality of the Standard PLL.
- 6.  $I_{VDD}$  is either  $I_{VDDA}$  or  $I_{VDDAP}$  depending on the state(s) of VIOE(s).

000-003NT3342-050 Page 8 of 17



### **Power Mode Switching Diagram**



 $<sup>^{*}</sup>$   $I_{VDD}$  is either  $I_{VDDA}$  or  $I_{VDDAP}$  depending on the state(s) of VIOE(s).


000-003NT3342-050 Page 9 of 17



### **Output Buffer Characteristics**

### **Power Supply Operating Ranges**

25M\_B:  $V_{OH}/V_{OL}$  vs.  $V_{IO}$ 




Note:  $V_{IO}$  represents  $V_{IO\_25M\_B}$ 


### Routing and Loading Recommendations, and Typical Output Waveforms

### 32.768 kHz Clock Output Buffer (32.768k\_A)

### **Routing and Loading Recommendation**

## **Typical Output Waveform**







### 32.768 kHz Clock Output Buffer (32.768k\_B)

### **Routing and Loading Recommendation**

**Typical Output Waveform** 





Note: R<sub>S</sub> should be tuned to the actual PCB design and choice of V<sub>IO\_32k\_B</sub> level per application. General recommendation is R<sub>S</sub> = 0  $\Omega$  at V<sub>IO\_32k\_B</sub> = 3.3 V.

000-003NT3342-050 Page 10 of 17






### 25 MHz Clock Output Buffer (25M\_A)

# Routing and Loading Recommendation VIO\_25M\_A Rs Z<sub>0</sub> = 50 \Omega L = 8" (typ) 12" (max) Typical Output Waveform V<sub>IO\_25M\_A</sub> V<sub>IO\_25M\_A</sub> 25M\_A


Note:  $R_S$  should be tuned to the actual PCB design and choice of  $V_{IO\_25M\_A}$  level per application. General recommendation is  $R_S = 33 \Omega$  at  $V_{IO\_25M\_A} = 3.3 \text{ V}$ .

### 25 MHz Clock Output Buffer (25M\_B)



Note: R<sub>S</sub> should be tuned to the actual PCB design and choice of V<sub>IO\_25M\_B</sub> level per application. General recommendations are R<sub>S</sub> = 0  $\Omega$  at V<sub>IO\_25M\_B</sub> = 1.05 V.

### 12 MHz Clock Output Buffer (12M)



Note:  $R_S$  should be tuned to the actual PCB design and choice of  $V_{IOE\_12M}$  level per application. General recommendations are  $R_S$  = 10  $\Omega$  at  $V_{IOE\_12M}$  = 1.8 V, and  $R_S$  = 22  $\Omega$  at  $V_{IOE\_12M}$  = 3.3 V.

000-003NT3342-050 Page 11 of 17





### **VRTC Battery Recommendations**

### Non-rechargeable Coin Cell Battery

Battery Part Number	SLG3NT3342 32.768 kHz Lifetime <sup>1</sup>	Capacity <sup>2</sup>	Volt	age Rar [V]	nge <sup>2</sup>	Max Discharge [mA]	Dimensions <sup>2</sup> [mm]		
Part Number	[years]	[mAH]	95%	50%	5%	Constant	Peak	Dia.	Height
CR2032 <sup>3</sup>	6.3 to 6.8	220 to 240	3	2.9	2.3	4 to 6	20	20.0	3.2

### Notes:


- 1. Lifetime calculation assumes 4.0  $\mu$ A (typ) current consumption for 32.768 kHz (RTC) operation, where 4.0  $\mu$ A (typ) is the sum of 1.5  $\mu$ A (typ), consumed by the SLG3NT3342 to provide RTC clock, and 2.5  $\mu$ A (typ), consumed by the RTC logic device (provided via VOUT pin).
- 2. Exact values depend on the battery manufacturer (Refer to the battery datasheet for details)
- 3. Lithium Manganese Dioxide non-rechargeable battery

000-003NT3342-050 Page 12 of 17





### **Package Top Marking System Definition**



XXXXX - Part ID Field: identifies the specific device configuration

DD - Date Code Field: Coded date of manufacture

LLL

Lot Code: Designates Lot #Assembly Site/COO: Specifies Assembly Site/Country of Origin С


RR - Revision Code: Device Revision


000-003NT3342-050 Page 13 of 17




### **Package Drawing and Dimensions**


### 18 Lead TQFN Package JEDEC MO-220, Variation WCFE







**BOTTOM VIEW** 



# VIEW "A"

### Unit: mm

Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
А	0.700	0.750 0.800		D	3.450	3.500	3.550
A1	0.000	-	0.050	Е	1.950	2.000	2.050
A2		0.203 REF		D1	2.35	2.40	2.45
b	0.13	0.18	0.23	E1	0.85	0.90	0.95
е		0.400 BSC		L	0.25	0.30	0.35
S	0.18	-	-				

000-003NT3342-050 Page 14 of 17






### **Tape and Reel Specifications**

Package Type	# of Pins	Nominal Package Size [mm]	Max Units		Reel &	Leader (min)		Trailer (min)		Таре	Part
			per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
TQFN 18L Green	18	2 x 3.5 x 0.75	5,000	10,000	330 / 100	42	336	42	336	12	8

### **Carrier Tape Drawing and Dimensions**

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge		Tape Width
	A0	В0	K0	P0	P1	D0	E	F	w
TQFN 18L Green	2.3	3.8	1	4	8	1.5	1.75	5.5	12



Refer to EIA-481 specification

### **Recommended Reflow Soldering Profile**

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 5.25 mm<sup>3</sup> (nominal). More information can be found at www.jedec.org.

000-003NT3342-050 Page 15 of 17



### **Ordering Information**

Part Number	Туре	Production Flow
SLG3NT3342V	18-pin TQFN	Industrial, -40 °C to 85 °C
SLG3NT3342VTR	18-pin TQFN (Tape and Reel)	Industrial, -40 °C to 85 °C

### **Revision History**

Date	Version	Change	Page
11/29/2012	1.0	Production release	

000-003NT3342-050 Page 16 of 17



### Silego Website & Support

### Silego Technology Website

Silego Technology provides online support via our website at <a href="http://www.silego.com/">http://www.silego.com/</a>. This website is used as a means to make files and information easily available to customers.

For more information regarding Silego Green products, please visit:

http://greenpak.silego.com/ http://greenfet.silego.com/ http://greenpak2.silego.com/ http://greenfet2.silego.com/ http://greenclk.silego.com/

Products are also available for purchase directly from Silego at the Silego Online Store at http://store.silego.com/.

### Silego Technical Support

Datasheets and errata, application notes and example designs, user guides, and hardware support documents and the latest software releases are available at the Silego website or can be requested directly at info@silego.com.

For specific GreenPAK design or applications questions and support please send e-mail requests to GreenPAK@silego.com

Users of Silego products can receive assistance through several channels:

### **Online Live Support**

Silego Technology has live video technical assistance and sales support available at <a href="http://www.silego.com/">http://www.silego.com/</a>. Please ask our live web receptionist to schedule a 1 on 1 training session with one of our application engineers.

### Contact Your Local Sales Representative

Customers can contact their local sales representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. More information regarding your local representative is available at the Silego website or send a request to <a href="mailto:info@silego.com">info@silego.com</a>

### **Contact Silego Directly**

Silego can be contacted directly via e-mail at info@silego.com or user submission form, located at the following URL:

http://support.silego.com/

### Other Information

The latest Silego Technology press releases, listing of seminars and events, listings of world wide Silego Technology offices and representatives are all available at <a href="http://www.silego.com/">http://www.silego.com/</a>

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. SILEGO TECHNOLOGY DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. SILEGO TECHNOLOGY RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

000-003NT3342-050 Page 17 of 17