# RENESAS

EL7182

2-Phase, High Speed CCD Driver

NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

FN7281 Rev 1.00 June 15, 2006

DATASHEET

The EL7182 is extremely well suited for driving CCD's, especially where high contrast imaging is desirable. The 16V supply rating is attractive for higher voltage CCD applications, as in color fax machines. The input is TTL and 3V compatible. The low quiescent current requirement is advantageous in portable/battery powered systems. The EL7182 is available in 8 Ld PDIP and 8 Ld SOIC packages.

## Pinout



5 OUT

Manufactured under U.S. Patent Nos. 5,334,883, #5,341,047

NC 4

#### Features

- 3V and 5V Input compatible
- Clocking speeds up to 10MHz
- · Reduced clock skew
- 20ns Switching/delay time
- 2A Peak drive
- Low quiescent current
- Wide operating voltage: 4.5V-16V
- · Pb-free plus anneal available (RoHS compliant)

#### Applications

- CCD Drivers requiring high-contrast imaging
- Differential line drivers
- Push-pull circuits

## **Ordering Information**

PART NUMBER	PART MARKING	TEMP. RANGE (°C) PACKAGE		PKG. DWG. #		
EL7182CN	EL7182CN	-40 to +85	8 Ld PDIP	MDP0031		
EL7182CS	7182CS	-40 to +85	8 Ld SOIC	MDP0027		
EL7182CSZ (Note)	7182CSZ	-40 to +85	8 Ld SOIC (Pb-free)	MDP0027		
EL7182CSZ-T7 (Note)	7182CSZ	8 Ld SOIC (7" Tape and Reel) (Pb-free)				
EL7182CSZ-T13 (Note)	7182CSZ	8 Ld SOIC (7" Tape and Reel) (Pb-free)				

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Supply (V+ to Gnd)	Operating Junction Temperature
Input Pins0.3V to +0.3V above V+	Power Dissipation
Combined Peak Output Current	SOIC
Storage Temperature Range65°C to +150°C	PDIP
Ambient Operating Temperature40°C to +85°C	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

#### **Electrical Specifications** $T_A = 25^{\circ}C$ , V = 15V unless otherwise specified

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
INPUT						L
V <sub>IH</sub>	Logic "1" Input Voltage		2.4			V
IIH	Logic "1" Input Current	@V+		0.1	10	μA
V <sub>IL</sub>	Logic "0" Input Voltage				0.8	V
IIL	Logic "0" Input Current	@0V		0.1	10	μA
V <sub>HVS</sub>	Input Hysteresis			0.3		V
OUTPUT			I	1		
R <sub>OH</sub>	Pull-Up Resistance	I <sub>OUT</sub> = -100mA		3	6	Ω
R <sub>OL</sub>	Pull-Down Resistance	I <sub>OUT</sub> = +100mA		4	6	Ω
I <sub>PK</sub>	Peak Output Current	Source		2		А
		Sink		2		А
IDC	Continuous Output Current	Source/Sink	100			mA
POWER SUPPL	Y					
I <sub>S</sub>	Power Supply Current	Input High		2.5	5	mA
VS	Operating Voltage		4.5		16	V

AC Electrical Specifications

 $T_A = 25^{\circ}C$ , V = 15V unless otherwise specified

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHING CH	ARACTERISTICS		I		I	I
t <sub>R</sub>	Rise Time	C <sub>L</sub> = 500pF		7.5		ns
		C <sub>L</sub> = 1000pF		10	20	ns
t <sub>F</sub>	Fall Time	C <sub>L</sub> = 500pF		10		ns
		C <sub>L</sub> = 1000pF		13	20	ns
t <sub>D-ON</sub>	Turn-On Delay Time			18	25	ns
t <sub>D-OFF</sub>	Turn-Off Delay Time			20	25	ns

## Timing Table



## Standard Test Configuration



## Simplified Schematic





## **Typical Performance Curves**













CASE:							
Input Level Curve							
GND	В						
V+	D						







FN7281 Rev 1.00 June 15, 2006



# Typical Performance Curves (Continued)





















#### **MDP0027**

SMALL OUTLINE PACKAGE FAMILY (SO)

NOTES	TOLERANCE	SO28 (SOL-28)	SO24 (SOL-24)	SO20 (SOL-20)	SO16 (0.300") (SOL-16)	SO16 (0.150")	SO-14	SO-8	SYMBOL
-	MAX	0.104	0.104	0.104	0.104	0.068	0.068	0.068	А
-	±0.003	0.007	0.007	0.007	0.007	0.006	0.006	0.006	A1
-	±0.002	0.092	0.092	0.092	0.092	0.057	0.057	0.057	A2
-	±0.003	0.017	0.017	0.017	0.017	0.017	0.017	0.017	b
-	±0.001	0.011	0.011	0.011	0.011	0.009	0.009	0.009	С
1, 3	±0.004	0.704	0.606	0.504	0.406	0.390	0.341	0.193	D
-	±0.008	0.406	0.406	0.406	0.406	0.236	0.236	0.236	Е
2, 3	±0.004	0.295	0.295	0.295	0.295	0.154	0.154	0.154	E1
-	Basic	0.050	0.050	0.050	0.050	0.050	0.050	0.050	е
-	±0.009	0.030	0.030	0.030	0.030	0.025	0.025	0.025	L
-	Basic	0.056	0.056	0.056	0.056	0.041	0.041	0.041	L1
-	Reference	0.020	0.020	0.020	0.020	0.013	0.013	0.013	h
-	Reference	28	24	20	16	16	14	8	Ν

NOTES:

1. Plastic or metal protrusions of 0.006" maximum per side are not included.

2. Plastic interlead protrusions of 0.010" maximum per side are not included.

3. Dimensions "D" and "E1" are measured at Datum Plane "H".

4. Dimensioning and tolerancing per ASME Y14.5M-1994



## Plastic Dual-In-Line Packages (PDIP)



#### MDP0031 PLASTIC DUAL-IN-LINE PACKAGE

SYMBOL	PDIP8	PDIP14	PDIP16	PDIP18	PDIP20	TOLERANCE	NOTES
А	0.210	0.210	0.210	0.210	0.210	MAX	
A1	0.015	0.015	0.015	0.015	0.015	MIN	
A2	0.130	0.130	0.130	0.130	0.130	±0.005	
b	0.018	0.018	0.018	0.018	0.018	±0.002	
b2	0.060	0.060	0.060	0.060	0.060	+0.010/-0.015	
С	0.010	0.010	0.010	0.010	0.010	+0.004/-0.002	
D	0.375	0.750	0.750	0.890	1.020	±0.010	1
E	0.310	0.310	0.310	0.310	0.310	+0.015/-0.010	
E1	0.250	0.250	0.250	0.250	0.250	±0.005	2
е	0.100	0.100	0.100	0.100	0.100	Basic	
eA	0.300	0.300	0.300	0.300	0.300	Basic	
eB	0.345	0.345	0.345	0.345	0.345	±0.025	
L	0.125	0.125	0.125	0.125	0.125	±0.010	
Ν	8	14	16	18	20	Reference	

Rev. B 2/99

#### NOTES:

- 1. Plastic or metal protrusions of 0.010" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions E and eA are measured with the leads constrained perpendicular to the seating plane.
- 4. Dimension eB is measured with the lead tips unconstrained.
- 5. 8 and 16 lead packages have half end-leads as shown.

© Copyright Intersil Americas LLC 2003-2006. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

