DESCRIPTION

The MP62170/MP62171 Power Distribution Switch features internal current limiting to prevent damage to host devices due to faulty conditions. The MP62170/MP62171 load analog switch has $75m\Omega$ on-resistance and operates from 2.7V to 5.5V input. It is available with guaranteed current limits, making it ideal for load switching applications. MP62170/MP62171 has built-in protection for both over current and increased thermal stress. For over current, the device will limit the current by changing to a constant current mode.

As the temperature increases as a result of short circuit, then the device will shut off. The device will recover once the device temperature reduces to approx 120°C.

MP62170/MP62171 is available in 8-pin MSOP and SOIC package without exposed pad.

FEATURES


- 1.5A Continuous Current
- Accurate Current Limit
- 2.7V to 5.5V Supply Range
- 90uA Quiescent Current
- 75mΩ MOSFET
- Thermal-Shutdown Protection
- Under-Voltage Lockout
- 8ms FLAG Deglitch Time
- No FLAG Glitch During Power Up
- Reverse Current Blocking
- Active High & Active Low Options
- SOIC8 & MSOP8 Packages

APPLICATIONS

- Smartphone and PDA
- Portable GPS Device
- Notebook PC
- Set-top-box
- Telecom and Network Systems
- PC Card Hot Swap
- USB Power Distribution

"MPS" and "The Future of Analog IC Technology" are Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



* EN is active high for MP62171 SINGLE-CHANNEL




ORDERING INFORMATION

Part Number	Enable	Switch	Maximum Continuous Load Current	Typical Short- Circuit Current @ T _A =25C	Package	Top Marking	Free Air Temperature (T _A)
MP62170ES	Active				SOIC8	62170ES	
MP62170EK	Low	Single	1.5A	2.3A	MSOP8	62170EK	-20°C to +85°C
MP62171ES	Active				SOIC8	62171ES	-20 0 10 103 0
MP62171EK	High				MSOP8	62171EK	

* For Tape & Reel, add suffix –Z (g. MP62170ES–Z). For RoHS compliant packaging, add suffix –LF (e.g. MP62171ES–LF–Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

IN	0.3V to +6.0V
EN, FLAG, OUT to GND	0.3V to +6.0V
Continuous Power Dissipation	$(T_A = +25^{\circ}C)^{(2)}$
SOIC8	1.4W
MSOP8	W8.0
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	-65°C to +150°C
Operating Junct. Temp (T _J)	-20°C to +125°C

Thermal Resistance (3)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$
SOIC8	90	42 °C/W
MSOP8	150	65 °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)- T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS (4)

 $V_{IN}=5V$, $T_A=+25$ °C, unless otherwise noted.

Parameter	Condition	Min	Тур	Max	Units
IN Voltage Range		2.7		5.5	V
Supply Current	EN Enabled, I _{OUT} =0		90	120	μA
Shutdown Current	Device Disable, V _{OUT} =float, V _{IN} =5.5V		1		μA
Off Switch Leakage	Device Disable, V _{IN} =5.5V		1		μA
Current Limit		1.6	2.3	3	Α
Trip Current	Current Ramp (slew rate≤100A/s) on Output		2.5	3.3	Α
Under-voltage Lockout	Rising Edge	1.95		2.65	V
Under-voltage Hysteresis			250		mV
FET On Resistance	I _{OUT} =100mA (-20°C≤T _A ≤+85°C)		75	130	mΩ
EN Input Logic High Voltage		2			V
EN Input Logic Low Voltage				0.8	V
FLAG Output Logic Low Voltage	I _{SINK} =5mA			0.4	V
FLAG Output High Leakage Current	V _{IN} =V _{FLAG} =5.5V			1	μA
Thermal Shutdown			140		°C
Thermal Shutdown Hysteresis			20		°C
V _{OUT} Rising Time, Tr ⁽⁵⁾	V_{IN} =5.5V, C_L =1uF, R_L =5.5 Ω		0.9		ms
7007 1 10111 9 1 1111 1 1 1 1 1 1 1 1 1 1 1	V_{IN} =2.7V, C_L =1uF, R_L =5.5 Ω		1.7		ms
V _{OUT} Falling Time, Tf ⁽⁶⁾	V_{IN} =5.5V, C_L =1uF, R_L =5.5 Ω			0.5	ms
-	V_{IN} =2.7V, C_L =1uF, R_L =5.5 Ω			0.5	ms
Turn On Time, Ton (7)	C_L =100 μ F, RL=5.5 Ω			3	ms
Turn Off Time, Toff (8)	C _L =100μF, RL=5.5Ω			10	ms
FLAG Deglitch Time		4	8	15	ms
EN Input Leakage			1		μΑ
Reverse Leakage Current	V _{OUT} =5.5V, V _{IN} =GND		0.2		μA

⁴⁾ Production test at +25°C. Specifications over the temperature range are guaranteed by design and characterization.
5) Measured from 10% to 90% output signal.
6) Measured from 90% to 10% output signal.

⁷⁾ Measured from 50% EN signal to 90% output signal.
8) Measured from 50% EN signal to 10% output signal.




PIN FUNCTIONS

SOIC8 MSOP8	Name	Description
1	GND	Ground.
2, 3	IN	Input Voltage. Accepts 2.7V to 5.5V input.
4	EN	Active High: (MP62171), Active Low: (MP62170).
5	FLAG	IN-to-OUT Over-current, active-low output flag. Open-Drain.
6, 7, 8	OUT	IN-to-OUT Power-Distribution Output (for all 3 output pins)

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = +25$ °C, unless otherwise noted.




VOLTAGE WAVEFORMS

Figure 1—Test Circuit and Voltage Waveforms




TYPICAL PERFORMANCE CHARACTERISTICS







TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

 V_{IN} =5V, V_{EN} =0V, V_{CC} =5V, C_{L} =2.2 μ F, T_{A} =25°C, unless otherwise noted.







Turn On Delay and Rise Time with 2.2uF Load




Turn Off Delay and Fall Time with 2.2uF Load




Turn On Delay and Rise Time with 100uF Load




Turn Off Delay and Fall Time with 100uF Load



Short Circuit Current, Device Enabled into Short



Threshold Trip Current with Ramped Load on Enabled Device







TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

 $\begin{array}{c} V_{\text{IN}}\text{=}5V\text{, } V_{\text{EN}}\text{=}0V\text{, } V_{\text{CC}}\text{=}5V\text{, } C_{\text{L}}\text{=}2.2\mu\text{F, } T_{\text{A}}\text{=}25^{\circ}\text{C, unless otherwise noted.} \\ \text{Ramped Load} & \text{Inrush Current with} \end{array}$


on Enabled Device



Different Load Capacitance




1Ω Load Connected to **Enabled Device**





FUNCTION BLOCK DIAGRAM



* EN is active high for MP62171

Figure 2—Functional Block Diagram



DETAILED DESCRIPTION

Over Current

When the load exceeds trip current (minimum threshold current triggering constant-current mode) or a short is present, MP62170/MP62171 switches into to a constant-current mode (current limit value). MP62170/MP62171 will be shutdown only if the over current condition stays long enough to trigger thermal protection.

Trigger over current protection for different overload conditions occurring in applications:

- The output has been shorted or overloaded before the device is enabled or input applied. MP62170/MP62171 detects the short or overload and immediately switches into a constant-current mode.
- 2) A short or an overload occurs after the device is enabled. After the current-limit circuit has been tripped (reached the trip current threshold), the device switches into constantcurrent mode. However, high current may flow for a short period of time before the current-limit circuit can react.
- 3) Output current has been gradually increased beyond the recommended operating current. The load current rises until the trip current threshold is reached or until the thermal limit of the device is exceeded. The MP62170/ MP62171 is capable of delivering current up to the trip current threshold without damaging the device. Once the trip threshold has been reached, the device switches into its constantcurrent mode.

Flag Response

The FLAG pin is an open drain configuration. This FAULT will report a fail mode after 8ms deglitch timeout. This is used to ensure that no false fault signals are reported. This internal deglitch circuit eliminates the need for extend components. The FLAG pin is not deglitched during over temperature of voltage lockout.

Thermal Protection

The purpose of thermal protection is to prevent damage in the IC by allowing exceptive current to flow and heating the junction. The die temperature is internally monitored until the thermal limit is reached. Once this temperature is reached, the switch will turn off and allow the chip to cool. The switch has a built-in hysteresis.

Under-voltage Lockout (UVLO)

This circuit is used to monitor the input voltage to ensure that the MP62170/MP62171 is operating correctly. This UVLO circuit also ensures that there is no operation until the input voltage reaches the minimum spec.

Enable

The logic pin disables the chip to reduce the supply current. The device will operate once the enable signal reaches the appropriate level. The input is compatible with both COMS and TTL.




APPLICATION INFORMATION

Power-Supply Considerations

Over 10µF capacitor between IN and GND is recommended. This precaution reduces power-supply transients that may cause ringing on the

input and improves the immunity of the device to short-circuit transients.

In order to achieve smaller output load transient, placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy.




* EN is active high for MP62171 SINGLE-CHANNEL

Figure 3—Application Circuit





PACKAGE INFORMATION

MSOP8



TOP VIEW






RECOMMENDED LAND PATTERN


NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) PIN 1 IDENTIFICATION HAS HALF OR FULL CIRCLE OPTION.
- 6) DRAWING MEETS JEDEC MO-187, VARIATION AA.
- 7) DRAWING IS NOT TO SCALE.




SOIC8






TOP VIEW


RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW



DETAIL "A"

NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.