

Order

Now







Reference Design

#### **REF200**

SBVS020C-SEPTEMBER 2000-REVISED FEBRUARY 2020

# **REF200 Dual Current Source and Current Sink**

Technical

Documents

#### Features 1

- Completely floating: no power supply or ground connections
- High accuracy: 100 µA ±0.5%
- Low temperature coefficient: ±25 ppm/°C
- Wide voltage compliance: 2.5 V to 40 V
- Includes current mirror

#### Applications 2

- Sensor excitation
- **Biasing circuitry**
- Offsetting current loops
- Low voltage references
- Charge-pump circuitry
- Hybrid microcircuits

## 3 Description

The REF200 combines three circuit building-blocks on a single monolithic chip: two 100-µA current sources and a current mirror. The sections are dielectrically isolated, making them completely independent. Also, because the current sources are two-terminal devices, they can be used equally well as current sinks. The performance of each section is individually measured and laser-trimmed to achieve high accuracy at low cost.

The sections can be pin-strapped for currents of 50 µA, 100 µA, 200 µA, 300 µA, or 400 µA. External circuitry can obtain virtually any current. These and many other circuit techniques are shown in the Application Information section of this data sheet.

The REF200 is available in an SOIC package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
REF200	SOIC (8)	3.91 mm × 4.90 mm

(1) For all available packages, see the package addendum at the end of the data sheet.

#### **Functional Block Diagram**



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



## **Table of Contents**

1	Feat	t <b>ures</b> 1										
2	Арр	Applications 1										
3	Description 1											
4	Revision History											
5	Pin Configuration and Functions											
6	Spe	cifications 4										
	6.1	Absolute Maximum Ratings 4										
	6.2	ESD Ratings 4										
	6.3	Recommended Operating Conditions 4										
	6.4	Electrical Characteristics 4										
	6.5	Typical Characteristics 5										
7	Deta	ailed Description7										
	7.1	Overview 7										
	7.2	Functional Block Diagram 7										
	7.3	Feature Description7										
	7.4	Device Functional Modes8										

8	Арр	lication and Implementation9
	8.1	Application Information
	8.2	Typical Application9
	8.3	System Examples 12
9	Pow	er Supply Recommendations 25
10	Lay	out
	10.1	Layout Guidelines 25
	10.2	Layout Example 25
11	Dev	ice and Documentation Support 26
	11.1	Documentation Support 26
	11.2	Receiving Notification of Documentation Updates 26
	11.3	Support Resources 26
	11.4	Trademarks 26
	11.5	Electrostatic Discharge Caution 26
	11.6	Glossary 26
12		hanical, Packaging, and Orderable mation

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (July 2015) to Revision C	Page
•	Changed storage temperature	4
С	hanges from Revision A (August 2013) to Revision B	Page
•	Changed multiple instances of "mA" in data sheet back to "µA" (typo)	1
С	hanges from Original (September 2000) to Revision A	Page
•	Added ESD Ratings and Recommended Operating Conditions tables, and Feature Description, Device Functional Modes, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections	1



#### REF200 SBVS020C – SEPTEMBER 2000 – REVISED FEBRUARY 2020

## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
I <sub>1</sub> Low	1	Current source 1 low terminal
I <sub>2</sub> Low	2	Current source 2 low terminal
Mirror Common	3	Current mirror common terminal
Mirror Output	4	Current mirror output terminal
Mirror Input	5	Current mirror input terminal
Substrate	6	Substrate (Usually connected to most negative potential in the system)
I <sub>2</sub> High	7	Current source 2 high terminal
I <sub>1</sub> High	8	Current source 1 high terminal

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
App	lied voltage	-6	40	V
Rev	verse current		-350	μA
Vol	age between any two sections		±80	V
Ope	erating temperature	-40	85	°C
T <sub>stg</sub> Sto	rage temperature	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(1)</sup>	±750	V

(1) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>COMP</sub>	Compliance voltage	2.5	40	V
T <sub>A</sub>	Specified temperature range	-25	85	°C

## 6.4 Electrical Characteristics

at $T_A$	= 25°C,	$V_{\rm S} =$	15 V	(unless	otherwise noted)	)
----------	---------	---------------	------	---------	------------------	---

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT SOURCES		i.			
Current accuracy			±0.25%	±1%	
Current match			±0.25%	±1%	
Temperature drift	Specified temperature range		25		ppm/°C
Quite ut impedance	2.5 V to 40 V	20	100		Мо
Output impedance	3.5 V to 30 V	200		500	MΩ
NI-1	BW = 0.1 Hz to 10 Hz		1		nAp-p
Noise	f = 10 kHz 20			pA/√Hz	
Voltage compliance (1%)	T <sub>MIN</sub> to T <sub>MAX</sub>	See Typic	al Character	istics	
Capacitance			10		pF
CURRENT MIRROR – I = 100 μA unless oth	erwise noted	i.			
Gain		0.995	1	1.005	
Temperature drift			25		ppm/°C
Impedance (output)	2 V to 40 V	40	100		MΩ
Nonlinearity	I = 0 μA to 250 μA		0.05%		
Input voltage			1.4		V
Output compliance voltage	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		See Typical Characteristics		
Frequency response (-3 dB)	Transfer		5		MHz



## 6.5 Typical Characteristics

at  $T_A = 25^{\circ}C$ ,  $V_S = 15 \text{ V}$  (unless otherwise noted)



## **Typical Characteristics (continued)**





### 7 Detailed Description

#### 7.1 Overview

The REF200 device combines three circuit building-blocks on a single monolithic chip—two 100-µA current sources and a current mirror. The sections are dielectrically isolated, making them completely independent. Also, because the current sources are two terminal devices, they can be used equally well as current sinks. The performance of each section is individually measured and laser-trimmed to achieve high accuracy at low cost.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Temperature Drift

Drift performance is specified by the *box method*, as illustrated in Figure 1. The upper and lower current extremes measured over temperature define the top and bottom of the box. The sides are determined by the specified temperature range of the device. The drift of the unit is the slope of the diagonal, typically 25 ppm/°C from  $-25^{\circ}$ C to  $+85^{\circ}$ C.



#### 7.4 Device Functional Modes

The three circuit sections of the REF200 are electrically isolated from one another, using a dielectrically-isolated fabrication process. A substrate connection is provided (pin 6), which is isolated from all circuitry. This pin should be connected to a defined circuit potential to assure rated DC performance. The preferred connection is to the most negative constant potential in the system. In most analog systems, this would be  $-V_s$ . For best ac performance, leave pin 6 open and leave unused sections unconnected. Figure 10 shows the simplified circuit diagram of the REF200.



Figure 10. Simplified Circuit Diagram



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

Applications for the REF200 are limitless. Application Bulletin AB-165 (SBOA046) shows additional REF200 circuits as well as other related current source techniques. In this section, a collection of circuits are shown to illustrate some techniques.

If the current sources are subjected to reverse voltage, a protection diode may be required. A reverse voltage circuit model of the REF200 is shown in Figure 6. If reverse voltage is limited to less than 6 V or reverse current is limited to less than 350  $\mu$ A, then no protection circuitry is required. A parallel diode (see (a) in Figure 17) protects the device by limiting the reverse voltage across the current source to approximately 0.7 V. In some applications, a series diode may be preferable (see (b) in Figure 17), because it allows no reverse current. This configuration, however, reduces the compliance voltage range by one diode drop.

#### 8.2 Typical Application

Figure 11 shows the schematic of a circuit that translates RTD resistance to a voltage level convenient for an ADC input. The REF200 precision current reference provides excitation and an instrumentation amplifier scales the signal. The design also uses a 3-wire RTD configuration to minimize errors due to wiring resistance.



Figure 11. RTD Resistance to Voltage Converter Schematic



#### **Typical Application (continued)**

#### 8.2.1 Design Requirements

The design requirements are as follows:

- Supply Voltage: 5 V
- RTD temperature range: -50°C to +125°C
- RTD resistance range 80.3  $\Omega$  to 147.9  $\Omega$
- Output: 0.1 V to 4.9 V

The design goals and performance are summarized in Table 1. Figure 15 depicts the measured transfer function of the design.

	•		•	•	
V <sub>OUT</sub>	RTD	GOAL	CALCULATED	SIMULATED	MEASURED
V <sub>OUT</sub> maximum scale	80.3 Ω	0.1 V	0.112 V	0.117 V	0.11 3 V
V <sub>OUT</sub> minimum scale	142.9 Ω	4.9 V	4.83 V	4.82 V	4.862 V

#### Table 1. Comparison of Design Goals, Calculations, Simulation, and Measured Performance

#### 8.2.2 Detailed Design Procedure

Figure 12 and Figure 13 shows the schematic of the RTD amplifier for minimum and maximum output conditions. This circuit was designed for a  $-50^{\circ}$ C to  $150^{\circ}$ C RTD temperature range. At  $-50^{\circ}$ C the RTD resistance is 80.3  $\Omega$  and the voltage across it is 8.03 mV (V<sub>RTD</sub> = (100  $\mu$ A) (80.3  $\Omega$ ), see Figure 2). Notice that R3 develops a voltage drop that opposes the RTD drop. The drop across R3 is used to shift amplifiers input differential voltage to a minimum level. The output is the differential input multiplied by the gain (Vout = 698  $\cdot$  160  $\mu$ V = 0.111 V). At 150°C, the RTD resistance is 148  $\Omega$  and the voltage across it is 14. 8 mV (V<sub>RTD</sub> = (100  $\mu$ A × 148  $\Omega$ ). This produces a differential input of 6.93 mV and an output voltage of 4.84 V (V<sub>OUT</sub> = 698  $\cdot$  6.93 mV = 4.84 V, see Figure 13). For more detailed design procedures and results, refer to the reference guide, *RTD to Voltage Reference Design Using Instrumentation Amplifier and Current Reference* (TIDU969).



Figure 12. RTD Amplifier with Minimum Output Condition





Figure 13. RTD Amplifier with Maximum Output Condition

#### 8.2.2.1 Lead Resistance Cancelation (3-Wire RTD)

Figure 14 shows the 3-wire RTD configuration can be used to cancel lead resistance. The resistance in each lead must be equal to cancel the error. Also, the two current sources in the REF200 must be equal. Notice that the voltage developed on the two top leads of the RTD are equal and opposite polarity so that the amplifiers input is only from the RTD voltage. In this example, the RTD drop is 14.8 mV and the leads each have 1 mV. Notice that the 1 mV drops cancel. Finally, notice that the voltage on the 3rd lead (2 mV) creates a small shift in the common mode voltage. In some applications, a larger resistor is intentionally added to shift the common-mode voltage. However, the INA326 has a rail-to-rail common mode range, so it can accept common-mode voltages near ground.







#### 8.2.3 Application Curves



#### 8.3 System Examples







Figure 18. 50-µA Current Source













## System Examples (continued)



NOTES: (1) FET cascoded current sources offer improved output impedance and high frequency operation. Circuit in (b) also provides improved PSRR. (2) For current sinks (Circuits (a) and (b) only), invert circuits and use "N" channel JFETS.

Figure 23. FET Cascode Circuits



## System Examples (continued)



NOTE: (1) For N Op Amps, use Potentiometer Resistance =  $N \cdot 100\Omega$ .

Figure 24. Operational Amplifier Offset Adjustment Circuits



#### System Examples (continued)



 $R \ge$ 

 $\leq$ NR

0.01 µF





Figure 26. RTD Excitation With Three-Wire Lead Resistance Compensation





Figure 27. Precision Triangle Waveform Generator

TEXAS INSTRUMENTS

www.ti.com

### System Examples (continued)



(1) See Figure 27.

Figure 28. Precision Duty-Cycle Modulator



Figure 29. Low Noise Current Sink



#### System Examples (continued)







(a) Regulation (15 V to 30 V = 0.00003%/V (10 GW)

(a) Regulation (15 V to 30 V = 0.000025%/V (10 GW)





Figure 32. Rate Limiter



Figure 33. 25-mA Floating Current Source





Figure 34. Dead-Band Circuit









Figure 36. Low-Voltage Reference



#### System Examples (continued)







(1) See Figure 17.





Figure 39. Limiting Circuit









### 9 Power Supply Recommendations

The REF200 device has completely floating current sources and current mirror. The REF200 device has a wide compliance voltage range from 2.5 V to 40 V.

## 10 Layout

#### 10.1 Layout Guidelines

Figure 42 illustrates an example of a printed-circuit-board (PCB) layout for a data acquisition system using the REF2030. Some key considerations are:

- · Minimize trace lengths in the current source and current mirror paths to reduce impedance.
- Using a solid ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup.
- Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
  possible, and only make perpendicular crossings when absolutely necessary.

#### 10.2 Layout Example



Figure 42. Example Layout of REF200 in a RTD Measurement System

TEXAS INSTRUMENTS

www.ti.com

## **11** Device and Documentation Support

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

- RTD to Voltage Reference Design Using Instrumentation Amplifier and Current Reference, TIDU969
- Implementation and Applications of Current Sources and Current Receivers, SBOA046

#### **11.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
REF200AU	ACTIVE	SOIC	D	8	75	RoHS & Green		Level-3-260C-168 HR	-25 to 85	REF 200U	Samples
REF200AU/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	REF 200U	Samples
REF200AU/2K5E4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	REF 200U	Samples
REF200AUE4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	REF 200U	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are nominal
-----------------	-------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF200AU/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

16-Oct-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF200AU/2K5	SOIC	D	8	2500	853.0	449.0	35.0

# D0008A



# **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated