



# N- and P-Channel 20-V (D-S) MOSFETs

PRODUCT SUMMARY						
	V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A)	Q <sub>g</sub> (Typ.)		
N-Channel	20	$0.022$ at $V_{GS} = 4.5 \text{ V}$	6.7 <sup>a</sup>	6.7 nC		
N-Channel	20	0.036 at $V_{GS} = 2.5 \text{ V}$	5.2 <sup>a</sup>	6.7 110		
P-Channel	- 20	$0.030$ at $V_{GS} = -4.5 \text{ V}$	- 6.1 <sup>a</sup>	17 nC		
r-Channel		$0.045$ at $V_{GS} = -2.5 \text{ V}$	- 5.0 <sup>a</sup>	17110		

#### **FEATURES**


- Halogen-free
- TrenchFET® Power MOSFETs




### RoHS

#### **APPLICATIONS**

- Load Switch
- DC/DC Converter





Ordering Information: Si6562CDQ-T1-GE3 (Lead (Pb)-free and Halogen-free)

N-Channel MOSFET

P-Channel MOSFET

ABSOLUTE MAXIMUM RATING	<b>S</b> T <sub>A</sub> = 25 °C, unle	ss otherwise	noted			
Parameter	Symbol	N-Channel	P-Channel	Unit		
Drain-Source Voltage	$V_{DS}$	20	- 20	V		
Gate-Source Voltage		$V_{GS}$	±	V		
	T <sub>C</sub> = 25 °C		6.7	- 6.1		
Continuous Drain Current (T <sub>.1</sub> = 150 °C)	T <sub>C</sub> = 70 °C	I <sub>D</sub>	4.2	- 4.9		
Continuous Diain Current (1) = 150 °C)	$T_A = 25  ^{\circ}C$		5.7 <sup>b, c</sup>	- 5.1 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C		4.5 <sup>b, c</sup>	- 4.1 <sup>b, c</sup>	Α	
Pulsed Drain Current	I <sub>DM</sub>	30	- 30			
Source Drain Current Diode Current	T <sub>C</sub> = 25 °C	I.	1.3	- 1.4		
Source Drain Current Diode Current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	0.9 <sup>b, c</sup>	- 1.0 <sup>b, c</sup>		
	T <sub>C</sub> = 25 °C		1.6	1.7		
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	$P_{D}$	1.0	1.1	W	
	T <sub>A</sub> = 25 °C	' D	1.1 <sup>b, c</sup>	1.2 <sup>b, c</sup>	VV	
	T <sub>A</sub> = 70 °C		0.7 <sup>b, c</sup>	0.76 <sup>b, c</sup>		
Operating Junction and Storage Temperature R	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150		°C		

THERMAL RESISTANCE RATINGS							
			N-Ch	annel	P-Ch	annel	
Parameter		Symbol	Тур.	Max.	Тур.	Max.	Unit
Maximum Junction-to-Ambient <sup>b, d</sup>	t ≤ 10 s	R <sub>thJA</sub>	85	110	81	105	°C/W
Maximum Junction-to-Foot (Drain)	Steady State	$R_{thJF}$	62	80	57	75	0, **

#### Notes:

- a.  $T_C = 25$  °C.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. Maximum under Steady State conditions is 145 °C/W.

# Vishay Siliconix



Parameter	Symbol	Test Conditions		Min.	Тур.	Max.	Unit	
Static								
Durin Course Burneledous Vellana	V <sub>DS</sub>	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$	N-Ch	20			.,	
Drain-Source Breakdown Voltage		$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P-Ch	- 20			V	
V T	ΔV <sub>DS</sub> /T <sub>J</sub>	I <sub>D</sub> = 250 μA	N-Ch		22		<u> </u>	
V <sub>DS</sub> Temperature Coefficient		I <sub>D</sub> = - 250 μA	P-Ch - 2		- 21			
VTomporature Coefficient	AV /T	I <sub>D</sub> = 250 μA	N-Ch		- 3.5		- mV/°C	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = - 250 μA	P-Ch		3.5			
Cata Threshold Voltage	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	N-Ch	0.6		1.5	V	
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	P-Ch	- 0.6		- 1.5		
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ± 12 V	N-Ch			± 100	nA	
date body Leakage	'GSS		P-Ch			± 100		
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch			1		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch			- 1	μΑ	
Zero date voltage Brain Gurrent	.088	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	N-Ch			10	μΑ	
		$V_{DS}$ = - 20 V, $V_{GS}$ = 0 V, $T_{J}$ = 55 °C	P-Ch			- 10		
On Chata Duain Commantb	la,	$V_{DS} \ge 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	N-Ch	30			A	
On-State Drain Current <sup>b</sup>	I <sub>D(on)</sub>	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	P-Ch	- 30				
Drain-Source On-State Resistance <sup>b</sup>	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 5.7 \text{ A}$	N-Ch		0.018	0.022		
		V <sub>GS</sub> = - 4.5 V, I <sub>D</sub> = - 5.1 A	P-Ch		0.024	0.030	Ω	
		$V_{GS} = 2.5 \text{ V}, I_D = 4.4 \text{ A}$	N-Ch		0.029	0.036		
		$V_{GS} = -2.5 \text{ V}, I_D = -4.2 \text{ A}$	P-Ch		0.036	0.045		
	9 <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 5.7 A	N-Ch		17			
Forward Transconductance <sup>b</sup>		V <sub>DS</sub> = - 10 V, I <sub>D</sub> = - 5.1 A	P-Ch		22		S	
Dynamic <sup>a</sup>								
Input Capacitance	C <sub>iss</sub>		N-Ch		850			
input Capacitance	O <sub>ISS</sub>	N-Channel $V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	P-Ch		1200		pF	
Output Capacitance	C <sub>oss</sub>	VDS = 10 V, VGS = 0 V, I = 1 WILL	N-Ch		150			
- Carpar Capacitanics	- 055	P-Channel	P-Ch		260			
Reverse Transfer Capacitance	C <sub>rss</sub>	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch		70			
·		V 10 V V 10 V L 5.7 A	P-Ch		45			
		$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 5.7 \text{ A}$	N-Ch		15	23		
Total Gate Charge	$Q_g$	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -5.1 \text{ A}$	P-Ch		34	51	nC	
		N-Channel	N-Ch		6.7	11		
		$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 5.7 \text{ A}$	P-Ch		17	30		
Gate-Source Charge	$Q_{gs}$		N-Ch P-Ch		1.8			
	Q <sub>gd</sub>	P-Channel	N-Ch		0.9		_	
Gate-Drain Charge		$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -5.1 \text{ A}$	P-Ch		5.5		-	
			N-Ch		2			
Gate Resistance	$R_{g}$	f = 1 MHz	P-Ch		6		Ω	

- Notes:
  a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.





<b>SPECIFICATIONS</b> T <sub>J</sub> = 25 °C, unless otherwise noted								
Parameter	Symbol	Test Conditions			Тур.	Max.	Unit	
Dynamic <sup>a</sup>								
Turn-On Delay Time	t <sub>d(on)</sub>	N. Ohannad	N-Ch		12	20		
Turn On Bolay Time	-u(on)	N-Channel $V_{DD} = 10 \text{ V}, R_{L} = 2.2 \Omega$	P-Ch		30	45	ns	
Rise Time	t <sub>r</sub>	$I_D \cong 4.5 \text{ A, } V_{GEN} = 4.5 \text{ V, } R_a = 1 \Omega$	N-Ch		10	15		
	'	- 10 = 1.0 / 1, * GEN	P-Ch		25	40		
Turn-Off Delay Time	t <sub>d(off)</sub>	P-Channel	N-Ch		25	40		
	u(on)	$V_{DD}$ = - 10 V, $R_L$ = 2.4 $\Omega$	P-Ch		45	70		
Fall Time	t <sub>f</sub>	$I_D \cong$ - 4.1 A, $V_{GEN}$ = - 4.5 V, $R_g$ = 1 $\Omega$	N-Ch		10	15		
			P-Ch		15	25		
Turn-On Delay Time	t <sub>d(on)</sub>	N-Channel	N-Ch		10	15	ns	
•	- (- /	$V_{DD} = 10 \text{ V}, R_L = 2.2 \Omega$	P-Ch		10	15		
Rise Time	t <sub>r</sub>	$I_D \cong 4.5 \text{ A}, V_{GEN} = 10 \text{ V}, R_a = 1 \Omega$	N-Ch		10	15		
		g	P-Ch		10	15		
Turn-Off Delay Time	t <sub>d(off)</sub>	P-Channel	N-Ch		20	30		
	t <sub>f</sub>	$V_{DD} = -10 \text{ V}, R_L = 2.4 \Omega$	P-Ch		45	70		
Fall Time		$I_D \cong$ - 4.1 A, $V_{GEN}$ = - 10 V, $R_g$ = 1 $\Omega$	N-Ch P-Ch		8 15	15 25		
Drain-Source Body Diode Characteristic	  -		P-CII		15	25		
Brain Course Body Blode Characterions	Is		N-Ch		1	1.3		
Continuous Source-Drain Diode Current		T <sub>C</sub> = 25 °C	P-Ch			- 1.4	1	
	I <sub>SM</sub>		N-Ch			30	Α	
Pulse Diode Forward Current <sup>a</sup>			P-Ch			- 30		
	V <sub>SD</sub>	I <sub>S</sub> = 4.5 A, V <sub>GS</sub> = 0 V	N-Ch		0.8	1.2		
Body Diode Voltage		I <sub>S</sub> = - 4.1 A, V <sub>GS</sub> = 0 V	P-Ch		- 0.8	- 1.2	V	
	t <sub>rr</sub>		N-Ch		15	30		
Body Diode Reverse Recovery Time			P-Ch		35	55	ns	
Dady Biodo Boyana Bosonay Channa	Q <sub>rr</sub>	N-Channel	N-Ch		6	12		
Body Diode Reverse Recovery Charge		$I_F = 4.5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 \text{ °C}$	P-Ch		21	35	nC	
Payarea Pagayary Fall Time	t <sub>a</sub>	P-Channel	N-Ch		7.6			
Reverse Recovery Fall Time		$I_F = -4.1 \text{ A}, \text{ dI/dt} = -100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	P-Ch		18		no	
Reverse Recovery Rise Time	t <sub>b</sub>		N-Ch		7.4		ns	
Tieverse riecovery ruse rune			P-Ch		17			

#### Notes:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


a. Guaranteed by design, not subject to production testing.


b. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.

## Vishay Siliconix





### N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






On-Resistance vs. Drain Current






**Transfer Characteristics** 



Capacitance



On-Resistance vs. Junction Temperature


0.10




Vishay Siliconix

 $I_D = 5.6 A$ 


### N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






#### Source-Drain Diode Forward Voltage








#### **Threshold Voltage**

Single Pulse Power




 $V_{DS}$  - Drain-to-Source Voltage (V) \*  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified


Safe Operating Area, Junction-to-Ambient

# Vishay Siliconix



### N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






www.vishay.com


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



#### Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Foot

## Vishay Siliconix




### P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





V<sub>DS</sub> - Drain-to-Source Voltage (V)

### Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics



V<sub>DS</sub> - Drain-to-Source Voltage (V)


#### Capacitance




On-Resistance vs. Junction Temperature





### P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







#### Source-Drain Diode Forward Voltage












\*  $V_{GS} > \mbox{minimum } V_{GS}$  at which  $R_{DS(on)}$  is specified


Safe Operating Area, Junction-to-Ambient

## Vishay Siliconix



### P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






\* The power dissipation  $P_D$  is based on  $T_{J(max)}$  = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package


limit.



#### P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?68954">https://www.vishay.com/ppg?68954</a>.





TSSOP: 8-LEAD

**JEDEC Part Number: MO-153** 



	MILLIMETERS					
Dim	Min	Nom	Max			
Α	-	-	1.20			
A <sub>1</sub>	0.05	0.10	0.15			
A <sub>2</sub>	0.80	1.00	1.05			
В	0.19	0.28	0.30			
С	_	0.127	-			
D	2.90	3.00	3.10			
Е	6.20	6.40	6.60			
E <sub>1</sub>	4.30	4.40	4.50			
е	_	0.65	-			
L	0.45	0.60	0.75			
L <sub>1</sub>	0.90	1.00	1.10			
Υ	_	-	0.10			
£ <b>K1</b>	0°	3°	6°			
ECN: S-03946—Rev. G, 09-Jul-01 DWG: 5844						





## LITTLE FOOT® TSSOP-8 The Next Step in Surface-Mount Power MOSFETs


Wharton McDaniel and David Oldham

When Vishay Siliconix introduced its LITTLE FOOT MOSFETs, it was the first time that power MOSFETs had been offered in a true surface-mount package, the SOIC. LITTLE FOOT immediately found a home in new small form factor disk drives, computers, and cellular phones.

The new LITTLE FOOT TSSOP-8 power MOSFETs are the natural evolutionary response to the continuing demands of many markets for smaller and smaller packages. LITTLE FOOT TSSOP-8 MOSFETs have a smaller footprint and a lower profile than LITTLE FOOT SOICs, while maintaining low r<sub>DS(on)</sub> and high thermal performance. Vishay Siliconix has accomplished this by putting one or two high-density MOSFET die in a standard 8-pin TSSOP package mounted on a custom leadframe.

#### THE TSSOP-8 PACKAGE

LITTLE FOOT TSSOP-8 power MOSFETs require approximately half the PC board area of an equivalent LITTLE FOOT device (Figure 1). In addition to the reduction in board area, the package height has been reduced to 1.1 mm.



An TSSOP-8 Package Next to a SOIC-8 Package Figure 1. with Views from Both Top and Side

This is the low profile demanded by applications such as PCMCIA cards.

It reduces the power package to the same height as many resistors and capacitors in 0805 and 0605 sizes. It also allows placement on the "passive" side of the PC board.

The standard pinouts of the LITTLE FOOT TSSOP-8 packages have been changed from the standard established by LITTLE FOOT. This change minimizes the contribution of interconnection resistance to  $r_{\text{DS(on)}}$  and maximizes the transfer of heat out of the package.

Figure 2 shows the pinouts for a single-die TSSOP. Notice that both sides of the package have Source and Drain connections, whereas LITTLE FOOT has the Source and Gate connections on one side of the package, and the Drain connections are on the opposite side.



Figure 2. Pinouts for Single Die TSSOP

Figure 3 shows the standard pinouts for a dual-die TSSOP-8. In this case, the connections for each individual MOSFET occupy one side.




Figure 3. Pinouts for Dual-Die TSSOP

Because the TSSOP has a fine pitch foot print, the pad layout is somewhat more demanding than the layout of the SOIC. Careful attention must be paid to silkscreen-to-pad and soldermask-to-pad clearances. Also, fiduciary marks may be required. The design and spacing of the pads must be dealt with carefully. The pads must be sized to hold enough solder paste to form a good joint, but should not be so large or so placed as to extend under the body, increasing the potential for solder bridging. The pad pattern should allow for typical pick and place errors of 0.25 mm. See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs. (http://www.vishay.com/doc?72286), for the recommended pad pattern for PC board layout.

#### THERMAL ISSUES

LITTLE FOOT TSSOP MOSFETs have been given thermal ratings using the same methods used for LITTLE FOOT. The maximum thermal resistance junction-to-ambient is 83°C/W for the single die and 125°C/W for dual-die parts. TSSOP relies on a leadframe similar to LITTLE FOOT to remove heat from the package. The single- and dual-die leadframes are shown in Figure 4.




Figure 4. Leadframe

The MOSFETs are characterized using a single pulse power test. For this test the device mounted on a one-square-inch piece of copper clad FR-4 PC board, such as those shown in Figure 5. The single pulse power test determines the maximum amount of power the part can handle for a given pulse width and defines the thermal resistance junction-to-ambient. The test is run for pulse widths ranging from approximately 10 ms to 100 seconds. The thermal resistance at 30 seconds is the rated thermal resistance for the part. This rating was chosen to allow comparison of packages and leadframes. At longer pulse widths, the PC board thermal charateristics become dominant, making all parts look the same.






Figure 5.

The actual test is based on dissipating a known amount of power in the device for a known period of time so the junction temperature is raised to 150°C. The starting and ending junction temperatures are determined by measuring the forward drop of the body diode. The thermal resistance for that pulse width is defined by the temperature rise of the junction above ambient and the power of the pulse,  $\Delta T |a/P$ .

Figure 6 shows the single pulse power curve of the Si6436DQ laid over the curve of the Si9936DY to give a comparison of the thermal performance. The die in the two devices have equivalent die areas, making this a comparison of the packaging. This comparison shows that the TSSOP package performs as well as the SOIC out to 150 ms, with long-term performance being 0.5 W less. Although the thermal performance is less, LITTLE FOOT TSSOP will operate in a large percentage of applications that are currently being served by LITTLE FOOT.




Figure 6. Comparison of Thermal Performance

#### CONCLUSION

TSSOP power MOSFETs provide a significant reduction in PC board footprint and package height, allowing reduction in board size and application where SOICs will not fit. This is accomplished using a standard IC package and a custom leadframe, combining small size with good power handling capability.

For the TSSOP-8 package outline visit: http://www.vishay.com/doc?71201 For the SOIC-8 package outline visit: http://www.vishay.com/doc?71192

Document Number: 70571 www.vishav.com 12-Dec-03



# **Mounting LITTLE FOOT® TSSOP-8 Power MOSFETs**

Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFET, (http://www.vishay.com/doc?72286), for the basis of the pad design for a LITTLE FOOT TSSOP-8 power MOSFET package footprint. In converting the footprint to the pad set for a power device, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

In the case of the TSSOP-8 package, the thermal connections are very simple. Pins 1, 5, and 8 are the drain of the MOSFET for a single MOSFET package and are connected together. In the dual package, pins 1 and 8 are the two drains. For a small-signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins also provide the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.




FIGURE 1. Single MOSFET TSSOP-8 Pad Pattern with Copper Spreading

The pad patterns with copper spreading for the single-MOSFET TSSOP-8 (Figure 1) and dual-MOSFET TSSOP-8 (Figure 2) show the starting point for utilizing the board area available for the heat-spreading copper. To create this pattern, a plane of copper overlies the drain pins. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. These patterns use all the available area underneath the body for this purpose.





FIGURE 2. Dual MOSFET TSSOP-8 Pad Pattern with Copper Spreading

Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.



#### **RECOMMENDED MINIMUM PADS FOR TSSOP-8**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



### **Legal Disclaimer Notice**

Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.