











CDCE937-Q1, CDCEL937-Q1

SCAS892C - FEBRUARY 2010-REVISED DECEMBER 2016

# CDCEx937-Q1 Programmable 3-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V LVCMOS Outputs

#### 1 Features

- · Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C
     Ambient Operating Temperature Range
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C4B
- In-System Programmability and EEPROM
  - Serial Programmable Volatile Register
  - Nonvolatile EEPROM to Store Customer Setting
- Flexible Input Clocking Concept
  - External Crystal: 8 MHz to 32 MHz
  - On-Chip VCXO: Pull Range ±150 ppm
  - Single-Ended LVCMOS up to 160 MHz
- Free Selectable Output Frequency up to 230 MHz
- Low-Noise PLL Core
  - Integrated PLL Loop Filter Components
  - Low Period Jitter (Typical 60 ps)
- Separate Output Supply Pins
  - CDCE937-Q1: 3.3 V and 2.5 V
  - CDCEL937-Q1: 1.8 V
- Flexible Clock Driver
  - Three User-Definable Control Inputs [S0/S1/S2]; for Example: SSC Selection, Frequency Switching, Output Enable or Power Down
  - Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth™, WLAN, Ethernet™, and GPS
  - Generates Common Clock Frequencies Used With TI-DaVinci™, OMAP™, DSPs
  - Programmable SSC Modulation
  - Enables 0-PPM Clock Generation
- 1.8-V Device Power Supply
- Wide Temperature Range –40°C to 125°C
- Packaged in TSSOP
- Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)

## 2 Applications

- Clusters
- Head Units
- Navigation Systems
- Advanced Driver Assistance Systems (ADAS)

## 3 Description

The CDCE937-Q1 and CDCEL937-Q1 devices are modular, phase-locked loop (PLL) based programmable clock synthesizers. These devices provide flexible and programmable options, such as output clocks, input signals, and control pins, so that the user can configure the CDCEx937-Q1 for their own specifications.


The CDCEx937-Q1 generates up to seven output clocks from a single input frequency to enable both board space and cost savings. Additionally, with multiple outputs, the clock generator can replace multiple crystals with one clock generator. This makes the device well-suited for head unit and telematics applications in infotainment and camera systems in ADAS as these platforms are evolving into smaller and more cost effective systems.

## **Device Information**<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CDCE937-Q1, CDCEL937-Q1	TSSOP (20)	6.50 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Block Diagram



Copyright © 2016, Texas Instruments Incorporated



# **Table of Contents**

1	Features 1		10.4 Device Functional Modes	. 14
2	Applications 1		10.5 Programming	. 15
3	Description 1		10.6 Register Maps	. 17
4	Revision History2	11	Application and Implementation	24
5	Description (continued)3		11.1 Application Information	. 24
6	Device Comparison Table		11.2 Typical Application	. 24
7		12	Power Supply Recommendations	28
•	Pin Configuration and Functions	13	Layout	29
8	Specifications		13.1 Layout Guidelines	. 29
	8.1 Absolute Maximum Ratings		13.2 Layout Example	
	8.2 ESD Ratings	14	Device and Documentation Support	30
	8.3 Recommended Operating Conditions		14.1 Documentation Support	
	8.4 Thermal Information 6		14.2 Related Links	
	8.5 Electrical Characteristics		14.3 Receiving Notification of Documentation Updates	
	8.6 Timing Requirements		14.4 Community Resources	
_	8.7 Typical Characteristics		14.5 Trademarks	
9	Parameter Measurement Information		14.6 Electrostatic Discharge Caution	. 30
10	Detailed Description 11		14.7 Glossary	
	10.1 Overview	15	-	
	10.2 Functional Block Diagram		Information	31
	10.3 Feature Description			

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision B (May 2010) to Revision C	Page
•	Changed Applications	1
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
<u>•</u>	Deleted Ordering Information table; see Package Option Addendum at the end of the data sheet	1
CI	hanges from Revision A (March 2010) to Revision B	Page
•	Changed the PACKAGE THERMAL RESISTANCE table	6
•	Changed RID default in Generic Configuration Register table From: 0h To: Xb	18
•	Added note to PWDN description in Generic Configuration Register table	18



## 5 Description (continued)

Furthermore, each output can be programmed in-system for any clock frequency up to 230 MHz through the integrated, configurable PLL. The PLL also supports spread-spectrum clocking (SSC) with programmable down and center spread. This provides better electromagnetic interference (EMI) performance to enable customers to pass industry standards such as CISPR-25.

Customization of frequency programming and SSC are accessed using three user-defined control pins. This eliminates the additional interface requirement to control the clock. Specific power-up and power-down sequences can also be defined to the user's needs.

## 6 Device Comparison Table

DEVICE	SUPPLY (V)	PLL	OUTPUT
CDCE913-Q1	2.5 to 3.3	1	3
CDCEL913-Q1	1.8	1	3
CDCE937-Q1	2.5 to 3.3	3	7
CDCEL937-Q1	1.8	3	7
CDCE949-Q1	2.5 to 3.3	4	9
CDCEL949-Q1	1.8	4	9

Draduct Folder Links, CDCF037 04, CDCFL037

Copyright © 2010-2016, Texas Instruments Incorporated



# 7 Pin Configuration and Functions

PW Package 20-Pin TSSOP Top View

		_
Xin/Clk	1 20	Xout
S0	2 19	S1/SDA
Vdd	3 18	S2/SCL
Vctr	4 17	Y1
GND	5 16	GND
Vddout	6 15	Y2
Y4	7 14	Y3
Y5	8 13	Vddout
GND	9 12	Y6
Vddout	10 11	Y7

## **Pin Functions**

	PIN	TYPE <sup>(1)</sup>	DECORPORTION
NO.	NAME	IYPE	DESCRIPTION
1	Xin/CLK	I	Crystal oscillator input or LVCMOS clock input (selectable through SDA and SCL bus)
2	S0	I	User-programmable control input S0; LVCMOS inputs; Internal pullup 500 k
3	$V_{DD}$	Р	1.8-V power supply for the device
4	V <sub>Ctrl</sub>	I	VCXO control voltage (leave open or pull up to approximately 500 k when not used)
5	GND	G	Ground
6	Vddout	Р	CDCE937-Q1: 3.3-V or 2.5-V supply for all outputs CDCEL937-Q1: 1.8-V supply for all outputs
7	Y4	0	LVCMOS outputs
8	Y5	0	LVCMOS outputs
9	GND	G	Ground
10	Vddout	Р	CDCE937-Q1: 3.3-V or 2.5-V supply for all outputs CDCEL937-Q1: 1.8-V supply for all outputs
11	Y7	0	LVCMOS outputs
12	Y6	0	LVCMOS outputs
13	Vddout	Р	CDCE937-Q1: 3.3-V or 2.5-V supply for all outputs CDCEL937-Q1: 1.8-V supply for all outputs
14	Y3	0	LVCMOS outputs
15	Y2	0	LVCMOS outputs
16	GND	G	Ground
17	Y1	0	LVCMOS outputs
18	SCL/S2	I	SCL: serial clock input(default configuration), LVCMOS internal pullup 500 k; or S2: user-programmable control input, LVCMOS inputs, and internal pullup 500 k
19	SDA/S1	I/O or I	SDA: bidirectional serial data input/output (default configuration). LVCMOS internal pullup 500 k; or S1: user-programmable control input, LVCMOS inputs, and internal pullup 500 k
20	Xout	0	Crystal oscillator output (leave open or pull up to approximately 500 k when not used)

(1) G = Ground, I = Input, O = Output, P = Power



## **Specifications**

#### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	-0.5	2.5	V
Input voltage, V <sub>I</sub> <sup>(2)(3)</sup>	-0.5	$V_{DD} + 0.5$	V
Output voltage, V <sub>O</sub> <sup>(2)</sup>	-0.5	Vddout + 0.5	V
Input current, I <sub>I</sub> (V <sub>I</sub> < 0 and V <sub>I</sub> > V <sub>DD</sub> )		20	mA
Continuous output current, I <sub>O</sub>		50	mA
Storage temperature, T <sub>stg</sub>	-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 8.2 ESD Ratings

	-			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM),	All pins	±500	V
		per AEC Q100-011	Corner pins	±750	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_{DD}$	Device supply voltage		1.7	1.8	1.9	V
.,	Output Vy oupply voltage Vddout	CDCE937-Q1	2.3		3.6	V
Vo	Output Yx supply voltage, Vddout	CDCEL937-Q1	1.7		1.9	V
V <sub>IL</sub>	Low-level input voltage LVCMOS				$0.3 \times V_{DD}$	V
V <sub>IH</sub>	High-level input voltage LVCMOS		$0.7 \times V_{DD}$			V
V <sub>I(thresh)</sub>	Input voltage threshold LVCMOS			0.5 × V <sub>DD</sub>		V
\/	Input voltage	S0	0		1.9	V
V <sub>IS</sub>	Input voltage	S1, S2, SDA, SCL; $V_{I(thresh)} = 0.5 V_{DD}$	0		3.6	V
V <sub>I(CLK)</sub>	Input voltage range CLK		0		1.9	V
		Vddout = 3.3 V			±12 ±10	
I <sub>OH</sub> /I <sub>OL</sub>	Output current	Vddout = 2.5 V			±10	mA
		Vddout = 1.8 V			1.9 0.3 × V <sub>DD</sub> 1.9 3.6 1.9 ±12 ±10 ±8 10 125 7 32 100 0 V <sub>DD</sub> 220	
$C_L$	Output load LVCMOS				10	pF
T <sub>A</sub>	Ambient temperature		-40		125	°C
CRYSTA	AL/VCXO <sup>(1)</sup>				·	
f <sub>Xtal</sub>	Crystal input frequency (fundamental	mode)	8	27	32	MHz
ESR	Effective series resistance				100	Ω
f <sub>PR</sub>	Pulling range (0 V ≤ Vctrl ≤ 1.8 V) <sup>(2)</sup>		±120	±150		ppm
Vctrl	Frequency control voltage		0		$V_{DD}$	V
C <sub>0</sub> /C <sub>1</sub>	Pullability ratio				220	
C <sub>L</sub>	On-chip load capacitance at Xin and	Xout	0		20	pF

For more information about VCXO configuration and crystal recommendation, see VCXO Application Guideline for CDCE(L)9xx Family

Copyright © 2010-2016, Texas Instruments Incorporated

The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

SDA and SCL can go up to 3.6 V as stated in the Recommended Operating Conditions.

Pulling range depends on crystal-type, on-chip crystal load capacitance and PCB stray capacitance; pulling range of min ± 120 ppm applies for crystal listed in VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).



## 8.4 Thermal Information

over operating free-air temperature range (unless otherwise noted) (1)

			CDCE937-Q1, CDCEL937-Q1	
	THERMAL METRIC <sup>(2)</sup>		PW (TSSOP)	UNIT
			20 PINS	
		Airflow = 0 Ifm	89	
	Junction-to-ambient thermal resistance	Airflow = 150 lfm	75	
$R_{\theta JA}$		Airflow = 200 lfm	74	°C/W
		Airflow = 250 lfm	74	
		Airflow = 500 lfm	69	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		31	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		55	°C/W
ΨЈТ	Junction-to-top characterization parameter		0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	•	49	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		_	°C/W

- (1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).
- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

#### 8.5 Electrical Characteristics

over recommended operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	2 1 1/ 5 1)	All outputs off, $f_{(CLK)} = 27 \text{ MHz}$ ,	All PLLS on		29		
I <sub>DD</sub>	Supply current (see Figure 1)	f <sub>(VCO)</sub> = 135 MHz	Per PLL		9		mA
	Output supply current (see Figure 2)	No load, all outputs on,	CDCE937, V <sub>DDOUT</sub> = 3.3 V		3.1		mA
IDDOUT	Output supply current (see Figure 2)	f <sub>OUT</sub> = 27 MHz	CDCEL937, V <sub>DDOUT</sub> = 1.8 V		1.5		ША
I <sub>DD(PD)</sub>	Power-down current	Every circuit powered down exert $f_{IN} = 0$ MHz, $V_{DD} = 1.9$ V	cept SDA and SCL,		50		μΑ
V <sub>(PUC)</sub>	Supply voltage Vdd threshold for power-up control circuit			0.85		1.45	V
f <sub>(VCO)</sub>	VCO frequency range of PLL			80		230	MHz
	LVCMOS autaut fraguency	Vddout = 3.3 V		230			MHz
f <sub>OUT</sub>	LVCMOS output frequency	Vddout = 1.8 V		230			IVITZ
LVCMC	OS PARAMETER	•					
$V_{IK}$	LVCMOS input voltage	$V_{DD} = 1.7 \text{ V}, I_{I} = -18 \text{ mA}$				-1.2	V
I <sub>I</sub>	LVCMOS input current	$VI = 0 V \text{ or } V_{DD}, V_{DD} = 1.9 V$				±5	μΑ
I <sub>IH</sub>	LVCMOS input current for S0/S1/S2	$V_{I} = V_{DD}, V_{DD} = 1.9 V$				5	μΑ
I <sub>IL</sub>	LVCMOS input current for S0/S1/S2	$V_{I} = 0 \text{ V}, V_{DD} = 1.9 \text{ V}$				-6	μΑ
	Input capacitance at Xin/Clk	$V_{I(Clk)} = 0 \text{ V or } V_{DD}$			6		
Cı	Input capacitance at Xout	$V_{I(Xout)} = 0 \text{ V or } V_{DD}$			2		pF
	Input capacitance at S0/S1/S2	$V_{IS} = 0 \text{ V or } V_{DD}$			3		
LVCMC	OS PARAMETER, Vddout = 3.3 V (CDCE937)						
		Vddout = 3 V, $I_{OH} = -0.1 \text{ mA}$		2.9			
$V_{OH}$	LVCMOS high-level output voltage	Vddout = 3 V, I <sub>OH</sub> = -8 mA		2.4			V
		Vddout = 3 V, I <sub>OH</sub> = -12 mA		2.2			
		Vddout = 3 V, I <sub>OL</sub> = 0.1 mA				0.1	
V <sub>OL</sub>	LVCMOS low-level output voltage	Vddout = 3 V, I <sub>OL</sub> = 8 mA				0.5	V
		Vddout = 3 V, I <sub>OL</sub> = 12 mA				0.8	•
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	All PLL bypass			3.2		ns
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time	Vddout= 3.3 V (20%-80%)			0.6		ns

All typical values are at respective nominal V<sub>DD</sub>.



## **Electrical Characteristics (continued)**

over recommended operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Cools to 50015 ##5-(2)(3)	1 PLL switching, Y2-to-Y3		60	90	
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter <sup>(2)(3)</sup>	3 PLL switching, Y2-to-Y7		100	150	ps
	D 1	1 PLL switching, Y2-to-Y3		70	100	
t <sub>jit(per)</sub>	Peak-to-peak period jitter <sup>(3)</sup>	3 PLL switching, Y2-to-Y7		120	180	ps
	0	f <sub>OUT</sub> = 50 MHz, Y1-to-Y3			60	
t <sub>sk(o)</sub>	Output skew (see Table 2) <sup>(4)</sup>	f <sub>OUT</sub> = 50 MHz, Y2-to-Y5			160	ps
odc	Output duty cycle <sup>(5)</sup>	f <sub>VCO</sub> = 100 MHz, Pdiv = 1	45%		55%	
LVCMC	OS PARAMETER, Vddout = 2.5 V (CDCE	937)				
		Vddout = 2.3 V, $I_{OH} = -0.1 \text{ mA}$	2.2			
$V_{OH}$	LVCMOS high-level output voltage	$Vddout = 2.3 \text{ V, } I_{OH} = -6 \text{ mA}$	1.7			V
		$Vddout = 2.3 \text{ V}, I_{OH} = -10 \text{ mA}$	1.6			
		Vddout = 2.3 V, I <sub>OL</sub> = 0.1 mA			0.1	
$V_{OL}$	LVCMOS low-level output voltage	Vddout = 2.3 V, I <sub>OL</sub> = 6 mA			0.5	V
		Vddout = 2.3 V, I <sub>OL</sub> = 10 mA			0.7	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	All PLL bypass		3.4		ns
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time	Vddout = 2.5 V (20%–80%)		0.8		ns
7' 7		1 PLL switching, Y2-to-Y3		60	90	
$t_{jit(cc)}$	Cycle-to-cycle jitter <sup>(2)</sup> (3)	3 PLL switching, Y2-to-Y7		100	150	ps
		1 PLL switching, Y2-to-Y3		70	100	
t <sub>jit(per)</sub>	Peak-to-peak period jitter <sup>(4)</sup>	3 PLL switching, Y2-to-Y7		120	180 ps	ps
		f <sub>OUT</sub> = 50 MHz, Y1-to-Y3		120	60	
t <sub>sk(o)</sub>	Output skew (see Table 2) <sup>(4)</sup>	f <sub>OUT</sub> = 50 MHz, Y2-to-Y5			160	ps
odc	Output duty cycle (5)	$f_{(VCO)} = 100 \text{ MHz}, Pdiv = 1$	45%		55%	
	OS PARAMETER, Vddout = 1.8 V (CDCEI	( /				
	(0.000	Vddout = 1.7 V, I <sub>OH</sub> = -0.1 mA	1.6			
V <sub>OH</sub>	LVCMOS high-level output voltage	Vddout = 1.7 V, I <sub>OH</sub> = -4 mA	1.4			V
0		Vddout = 1.7 V, I <sub>OH</sub> = -8 mA	1.1			
		Vddout = 1.7 V, I <sub>OL</sub> = 0.1 mA			0.1	
$V_{OL}$	LVCMOS low-level output voltage	Vddout = 1.7 V, I <sub>OL</sub> = 4 mA			0.3	V
		Vddout = 1.7 V, I <sub>OL</sub> = 8 mA			0.6	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	All PLL bypass		2.6		ns
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time	Vddout= 1.8 V (20%-80%)		0.7		ns
	(0) (0)	1 PLL switching, Y2-to-Y3		70	120	
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter <sup>(2)</sup> (3)	3 PLL switching, Y2-to-Y7		100	150	ps
	- (2)	1 PLL switching, Y2-to-Y3		90	140	ps
t <sub>jit(per)</sub>	Peak-to-peak period jitter (3)	3 PLL switching, Y2-to-Y7		120	190	
		f <sub>OUT</sub> = 50 MHz, Y1-to-Y3			60	
t <sub>sk(o)</sub>	Output skew (see Table 2) <sup>(4)</sup>	f <sub>OUT</sub> = 50 MHz, Y2-to-Y5			160	ps
odc	Output duty cycle <sup>(5)</sup>	f <sub>(VCO)</sub> = 100 MHz, Pdiv = 1	45%		55%	
SDA ar	nd SCL PARAMETER		1			
V <sub>IK</sub>	SCL and SDA input clamp voltage	V <sub>DD</sub> = 1.7 V, I <sub>I</sub> = -18 mA			-1.2	V
I <sub>IH</sub>	SCL and SDA input current	$V_{I} = V_{DD}, V_{DD} = 1.9 \text{ V}$			±10	μΑ
V <sub>IH</sub>	SDA and SCL input high voltage (6)		$0.7 \times V_{DD}$			V

<sup>(2) 10000</sup> cycles

<sup>(3)</sup> Jitter depends on configuration. Data is taken under the following conditions: 1-PLL: f<sub>IN</sub> = 27MHz, Y2/3 = 27 MHz, (measured at Y2), 3-PLL: f<sub>IN</sub> = 27 MHz, Y2/3 = 27 MHz (measured at Y2), Y4/5 = 16.384 MHz, Y6/7 = 74.25 MHz

<sup>(4)</sup> The tsk(o) specification is only valid for equal loading of each bank of outputs, and outputs are generated from the same divider; data taking on rising edge (tr).

<sup>5)</sup> odc depends on output rise and fall time  $(t_r / t_f)$ .

<sup>(6)</sup> SDA and SCL pins are 3.3 V tolerant.



## **Electrical Characteristics (continued)**

over recommended operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IL</sub>	SDA and SCL input low voltage (6)				$0.3 \times V_{DD}$	V
V <sub>OL</sub>	SDA low-level output voltage	$I_{OL} = 3 \text{ mA}, V_{DD} = 1.7 \text{ V}$			$0.2 \times V_{DD}$	V
Cı	SCL/SDA Input capacitance	$V_I = 0 \text{ V or } V_{DD}$		3	10	pF
EEPRO	М					
EEcyc	Programming cycles of EEPROM		1000			cycles
EEret	Data retention		10			years

# 8.6 Timing Requirements

over recommended ranges of supply voltage, load, and operating ambient temperature (see Figure 12)


			MIN	NOM MAX	UNIT		
CLK_IN			<u>'</u>				
,	LVONOO alaala kaasa (saasaa saasaa	PLL bypass mode	0	160			
f <sub>CLK</sub>	LVCMOS clock input frequency	PLL mode	8	160	MHz		
t <sub>r</sub> / t <sub>f</sub>	Rise and fall time CLK signal (20% to 80%)			3	ns		
duty <sub>CLK</sub>	Duty cycle CLK at V <sub>DD</sub> /2 40% 60 <sup>th</sup>						
SDA and	SCL		·				
	COL alsola francisco	Standard mode	0	100	1-11-		
f <sub>SCL</sub>	SCL clock frequency	Fast mode	0	400	kHz		
t <sub>su(START)</sub>	CTART seture time (CCI birth before CRA leve)	Standard mode	4.7				
	START setup time (SCL high before SDA low)	Fast mode	0.6		μs		
t <sub>h(START)</sub>	OTABT habitions (OOL laws after ODA laws)	Standard mode	4				
	START hold time (SCL low after SDA low)	Fast mode	0.6		μs		
	OOL law and and and the	Standard mode	4.7				
t <sub>w(SCLL)</sub>	SCL low-pulse duration	Fast mode	1.3		μs		
	OOL blak made a damate a	Standard mode	4				
t <sub>w(SCLH)</sub>	SCL high-pulse duration	Fast mode	0.6		μs		
	ODA hald Care (ODA verbille (Care OOL Lave)	Standard mode	0	3.45			
t <sub>h(SDA)</sub>	SDA hold time (SDA valid after SCL low)	Fast mode	0	0.9	μs		
	ODA saturations	Standard mode	250				
t <sub>su(SDA)</sub>	SDA setup time	Fast mode	100		ns		
	COL/CDA in a string time	Standard mode		1000			
t <sub>r</sub>	SCL/SDA input rise time	Fast mode		300	ns		
t <sub>f</sub>	SCL/SDA input fall time, standard mode and fast mode			300	ns		
	CTOR cature time	Standard mode	4				
t <sub>su(STOP)</sub>	STOP setup time	Fast mode	0.6		μs		
	Due free time between a CTOD and CTADT and It's	Standard mode	4.7				
t <sub>BUS</sub>	Bus free time between a STOP and START condition	Fast mode	1.3		μs		

Submit Documentation Feedback

Copyright © 2010–2016, Texas Instruments Incorporated




## 8.7 Typical Characteristics






## 9 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

Figure 4. Test Load



Copyright © 2016, Texas Instruments Incorporated

Figure 5. Test Load for 50- $\Omega$  Board Environment



## 10 Detailed Description

#### 10.1 Overview

The CDCE937-Q1 and CDCEL937-Q1 devices are modular PLL-based low-cost high-performance programmable clock synthesizers, multipliers, and dividers. It generates up to seven output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using up to three independent configurable PLLs.

The CDCEx937-Q1 has separate output supply pins, VDDOUT, which is 1.8 V for CDCEL937-Q1 and from 2.5 V to 3.3 V for CDCE937-Q1.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 pF to 20 pF. Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external control signal (that is, PWM signal).

The deep M/N divider ratio allows the generation of zero ppm audio or video, networking (WLAN, Bluetooth, Ethernet, GPS) or Interface (USB, IEEE1394, Memory Stick) clocks from a reference input frequency such as 27 MHz.

All PLLs supports SSC (spread-spectrum clocking). SSC can be center-spread or down-spread clocking which is a common technique to reduce electro-magnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristic of each PLL.

The device supports non-volatile EEPROM programming for ease-customized application. It is preset to a factory default configuration (see *Default Device Setting*). It can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through SDA and SCL bus, a 2-wire serial interface.


Three programmable control inputs, S0, S1 and S2, can be used to control various aspects of operation including frequency selection changing the SSC parameters to lower EMI, PLL bypass, power down, and choosing between low level or 3-state for output-disable function.

The CDCEx937-Q1 operates in 1.8-V environment. It is characterized for operation from -40°C to 125°C.

Copyright © 2010–2016, Texas Instruments Incorporated



#### 10.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 10.3 Feature Description

#### 10.3.1 Control Terminal Setting

The CDCEx937-Q1 has three user-definable control terminals (S0, S1, and S2) that allow external control of device settings. They can be programmed to any of the following setting:

- Spread spectrum clocking selection → spread type and spread amount selection
- Frequency selection → switching between any of two user-defined frequencies
- Output state selection → output configuration and power down control

The user can predefine up to eight different control settings. Table 1 and Table 2 explain these settings.

**Table 1. Control Terminal Definition** 

EXTERNAL CONTROL BITS	Р	PLL1 SETTING			PLL2 SETTING			L3 SETTING	Y1 SETTING	
Control Function	PLL Frequency Selection	SSC Selection	Output Y2/Y3 Selection	PLL Frequency Selection	SSC Selection	Output Y4/Y5 Selection	PLL Frequency Selection	SSC Selection	Output Y6/Y7 Selection	Output Y1 and Power-Down Selection



Table 2. PLLx Setting (Can Be Selected For Each PLL Individual)<sup>(1)</sup>

	SSC SELECTION (CENTER/DOWN)								
	SSCx [3-BITS]		CENTER	DOWN					
0	0	0	0% (off)	0% (off)					
0	0 0		±0.25%	-0.25%					
0	1	0	±0.5%	-0.5%					
0	0 1		±0.75%	-0.75%					
1	1 0		±1.0%	-1.0%					
1	0	1	±1.25%	-1.25%					
1	1	0	±1.5%	-1.5%					
1	1	1	±2.0%	-2.0%					
	Fi	REQUENCY SELEC	TION <sup>(2)</sup>						
F	Sx		FUNCTION						
	0		Frequency0						
	1	Frequency1							
	OUT	PUT SELECTION (3)	(Y2 Y7)						
Yx	ťΥx	FUNCTION							
	0	State0							
	1	State1							

- (1) Center/Down-Spread, Frequency0/1 and State0/1 are user-definable in PLLx Configuration Register;
- (2) Frequency0 and Frequency1 can be any frequency within the specified f<sub>VCO</sub> range.
- (3) State0/1 selection is valid for both outputs of the corresponding PLL module and can be power down, 3-state, low or active

Table 3. Y1 Setting<sup>(1)</sup>

Y1 SELECTION						
Y1	FUNCTION					
0	State 0					
1	State 1					

(1) State0 and State1 are user definable in Generic Configuration Register and can be power down, 3-state, low, or active.

S1/SDA and S2/SCL pins of the CDCEx937-Q1 are dual function pins. In default configuration they are defined as SDA and SCL for the serial interface. They can be programmed as control-pins (S1/S2) by setting the relevant bits in the EEPROM. Note that the changes to the Control register (Bit [6] of Byte [02]) have no effect until they are written into the EEPROM.

Once they are set as control pins, the serial programming interface is no longer available. However, if V<sub>DDOUT</sub> is forced to GND, the two control-pins, S1 and S2, temporally act as serial programming pins (SDA and SCL).

S0 is not a multi-use pin, it is a control pin only.

#### 10.3.2 Default Device Setting

The internal EEPROM of CDCEx937-Q1 is preconfigured as shown in Figure 6. The input frequency is passed through to the output as a default. This allows the device to operate in default mode without the extra production step of program it. The default setting appears after power is supplied or after power-down or power-up sequence until it is re-programmed by the user to a different application configuration. A new register setting is programmed through the serial SDA and SCL interface.






Figure 6. Default Device Setting

Table 4 shows the factory default setting for the Control Terminal Register (external control pins). In normal operation, all 8 register settings are available, but in the default configuration only the first two settings (0 and 1) can be selected with S0, as S1 and S2 configured as programming pins in default mode.

Table 4. Factory Default Setting for Control Terminal Register<sup>(1)</sup>

			Y1	F	LL1 SETTING	S	F	LL2 SETTING	S	PLL3 SETTINGS		
EXTERNAL CONTROL PINS		INS	OUTPUT SELECT	FREQ. SELECT	SSC SELECT	OUTPUT SELECT	FREQ. SELECT	SSC SELECT	OUTPUT SELECT	FREQ. SELECT	SSC SELECT	OUTPUT SELECT
S2	S1	S0	Y1	FS1	SSC1	Y2Y3	FS2	SSC2	Y4Y5	FS3	SSC3	Y6Y7
SCL (I <sup>2</sup> C)	SDA (I <sup>2</sup> C)	0	3-state	f <sub>VCO1_0</sub>	off	3-state	f <sub>VCO2_0</sub>	off	3-state	f <sub>VCO1_0</sub>	off	3-state
SCL (I <sup>2</sup> C)	SDA (I <sup>2</sup> C)	1	Enabled	f <sub>VCO1_0</sub>	off	Enabled	f <sub>VCO2_0</sub>	off	Enabled	f <sub>VCO1_0</sub>	off	Enabled

<sup>(1)</sup> In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA and SCL. They do not have any control-pin function but they are internally interpreted as if S1 = 0 and S2 = 0. However, S0 is a control-pin which in the default mode switches all outputs ON or OFF (as previously predefined).

#### 10.4 Device Functional Modes

#### 10.4.1 SDA and SCL Serial Interface

The CDCEx937-Q1 operates as a slave device of the 2-wire serial SDA and SCL bus, compatible with the popular SMBus or I<sup>2</sup>C specification. It operates in the standard-mode transfer (up to 100kbit/s) and fast-mode transfer (up to 400kbit/s) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDC9xx are dual function pins. In the default configuration they are used as SDA and SCL serial programming interface. They can be re-programmed as general purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, Byte 02, Bit [6].



#### 10.5 Programming

#### 10.5.1 Data Protocol

The device supports Byte Write and Byte Read and Block Write and Block Read operations.

For Byte Write/Read operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of Bytes read-out are defined by Byte Count in the Generic Configuration Register. At Block Read instruction all bytes defined in the Byte Count has to be readout to correctly finish the read cycle.

Once a byte has been sent, it is written into the internal register and is effective immediately. This applies to each transferred byte independent of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM Write Cycle is initiated, the internal SDA register contents are written into the EEPROM. During this write cycle, data is not accepted at the SDA and SCL bus until the write cycle is completed. However, data can be read during the programming sequence (Byte Read or Block Read). The programming status can be monitored by reading *EEPIP*, Byte 01–Bit [6].

The offset of the indexed byte is encoded in the command code, as described in Table 5.

					` ,			
DEVICE	A6	A5	A4	А3	A2	A1 <sup>(1)</sup>	A0 <sup>(1)</sup>	R/W
CDCEx913	1	1	0	0	1	0	1	1/0
CDCEx925	1	1	0	0	1	0	0	1/0
CDCEx937	1	1	0	1	1	0	1	1/0
CDCEx949	1	1	0	1	1	0	0	1/0

Table 5. Slave Receiver Address (7 Bits)

#### 10.5.2 Command Code Definition

**Table 6. Command Code Definition** 

BIT	DESCRIPTION				
7	0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation				
(6:0)	Byte Offset for Byte Read, Block Read, Byte Write and Block Write operation.				

#### 10.5.3 Generic Programming Sequence




Figure 7. Generic Programming Sequence

<sup>(1)</sup> Address bits A0 and A1 are programmable through the SDA and SCL bus (Byte 01, Bit [1:0]). This allows addressing up to 4 devices connected to the same SDA and SCL bus. The least-significant bit of the address byte designates a write or read operation.



#### 10.5.4 Byte Write Programming Sequence



Figure 8. Byte Write Protocol

#### 10.5.5 Byte Read Programming Sequence





Figure 9. Byte Read Protocol

#### 10.5.6 Block Write Programming Sequence



(1) Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. Also, it is used for internal test purpose and must not be overwritten.

Figure 10. Block Write Protocol

#### 10.5.7 Block Read Programming Sequence




Figure 11. Block Read Protocol

## 10.5.8 Timing Diagram for the SDA and SCL Serial Control Interface




Figure 12. Timing Diagram for SDA and SCL Serial Control Interface



#### 10.5.9 SDA and SCL Hardware Interface

Figure 13 shows how the CDCEx937-Q1 clock synthesizer is connected to the SDA and SCL serial interface bus. Multiple devices can be connected to the bus but the speed may require reduction if many devices are connected (400 kHz is the maximum).

Note that the pullup resistors ( $R_P$ ) depends on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is 4.7 k $\Omega$ . It must meet the minimum sink current of 3 mA at  $V_{OLmax}$  = 0.4 V for the output stages (for more details see SMBus or  $I^2C$  Bus specification).




Figure 13. SDA and SCL Hardware Interface

#### 10.6 Register Maps

#### 10.6.1 SDA and SCL Configuration Registers

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCEx937-Q1. All settings can be manually written into the device through the SDA and SCL bus or easily programmed by using the TI Pro-Clock software. TI Pro-Clock software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.

Table 7. SDA and SCL Registers

ADDRESS OFFSET	REGISTER DESCRIPTION	TABLE
00h	Generic Configuration Register	Table 9
10h	PLL1 Configuration Register	Table 10
20h	PLL2 Configuration Register	Table 11
30h	PLL3 Configuration Register	Table 12

The grey-highlighted bits, described in the Configuration Registers tables in the following pages, belong to the Control Terminal Register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2 (see the *Control Terminal Configuration* section).



#### **Table 8. Configuration Register, External Control Terminals**

				Y1	ı	PLL1 SETTINGS	S	PLL2 SETTINGS PLL3 SETTINGS					S
		CTERI ONTR PINS	OL	OUTPUT SELECT	FREQ. SELECT	SSC SELECT	OUTPUT SELECT	FREQ. SELECT	SSC SELECT	OUTPUT SELECT	FREQ. SELECT	SSC SELECT	OUTPUT SELECT
	S2	S1	S0	Y1	FS1	SSC1	Y2Y3	FS2	SSC2	Y4Y5	FS3	SSC3	Y6Y7
0	0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0	FS2_0	SSC2_0	Y4Y5_0	FS3_0	SSC3_0	Y6Y7_0
1	0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1	FS2_1	SSC2_1	Y4Y5_1	FS3_1	SSC3_1	Y6Y7_1
2	0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2	FS2_2	SSC2_2	Y4Y5_2	FS3_2	SSC3_2	Y6Y7_2
3	0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3	FS2_3	SSC2_3	Y4Y5_3	FS3_3	SSC3_3	Y6Y7_3
4	1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4	FS2_4	SSC2_4	Y4Y5_4	FS3_4	SSC3_4	Y6Y7_4
5	1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5	FS2_5	SSC2_5	Y4Y5_5	FS3_5	SSC3_5	Y6Y7_5
6	1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6	FS2_6	SSC2_6	Y4Y5_6	FS3_6	SSC3_6	Y6Y7_6
7	1	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7	FS2_7	SSC2_7	Y4Y5_7	FS3_7	SSC3_7	Y6Y7_7
	Addr	ess O	ffset <sup>(1)</sup>	04h	13h	10h to 12h	15h	23h	20h to 22h	25h	33h	30h to 32h	35h

(1) Address Offset refers to the byte address in the Configuration Register in the following pages.

#### **Table 9. Generic Configuration Register**

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION
	7	E_EL	Xb	Device identification (read-only): 1 is CDCE937-Q1 (3.3 V), 0 is CDCEL937-Q1 (1.8 V)
00h	6:4	RID	Xb	Revision Identification Number (read only)
	3:0	VID	1h	Vendor Identification Number (read only)
	7	-	0b	Reserved – always write 0
	6	EEPIP	0b	EEPROM Programming Status: <sup>(4)</sup> (read only) 0 – EEPROM programming is completed 1 – EEPROM is in programming mode
	5	EELOCK	0b	Permanently Lock EEPROM Data <sup>(5)</sup> 0 – EEPROM is not locked 1 – EEPROM is permanently locked
01h	4	PWDN	0b	Device Power Down (overwrites S0/S1/S2 setting; configuration register settings are unchanged) Note: PWDN cannot be set to 1 in the EEPROM.  0 – device active (PLL1 and all outputs are enabled) 1 – device power down (PLL1 in power down and all outputs in 3-state)
	3:2	INCLK	00b	Input clock selection: 00 – Xtal 01 – VCXO 10 – LVCMOS 11 – reserved
	1:0	SLAVE_AD R	01b	Programmable Address Bits A0 and A1 of the Slave Receiver Address
	7	M1	1b	Clock source selection for output Y1: 0 – input clock 1 – PLL1 clock
	6	SPICON	0b	Operation mode selection for pin 18/19 <sup>(6)</sup> 0 – serial programming interface SDA (pin 19) and SCL (pin 18)  1 – control pins S1 (pin 19) and S2 (pin 18)
02h	5:4	Y1_ST1	11b	Y1-State0/1 Definition
	3:2	Y1_ST0	01b	00 – device power down (all PLLs in power down and all outputs in 3- State) 10 – Y1 disabled to low 01 – Y1 disabled to 3-state
	1:0	Pdiv1 [9:8]	001h	10-Bit Y1-Output-Divider Pdiv1: 0 – divider reset and stand-by
03h	7:0	Pdiv1 [7:0]	00111	1-to-1023 – divider value

- (1) Writing data beyond '40h' may affect device function.
- (2) All data transferred with the MSB first.
- (3) Unless customer-specific setting.
- (4) During EEPROM programming, no data is allowed to be sent to the device through the SDA and SCL bus until the programming sequence is completed. Data, however, can be read out during the programming sequence (Byte Read or Block Read).
- (5) If this bit is set to high in the EEPROM, the actual data in the EEPROM is permanently locked. There is no further programming possible. Data, however can still be written through SDA and SCL bus to the internal register to change device function on the fly. But new data can no longer be saved to the EEPROM. EELOCK is effective only, if written into the EEPROM!
- (6) Selection of *control pins* is effective only if written into the EEPROM. Once written into the EEPROM, the serial programming pins are no longer available. However, if V<sub>DDOUT</sub> is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA and SCL), and the two slave receiver address bits are reset to A0 = 0 and A1 = 0.

Submit Documentation Feedback

Copyright © 2010–2016, Texas Instruments Incorporated



#### Table 9. Generic Configuration Register (continued)

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION
	7	Y1_7	0b	Y1_ST0/Y1_ST1 State Selection <sup>(7)</sup>
	6	Y1_6	0b	0 – State0 (predefined by Y1_ST0)
	5	Y1_5	0b	1 – State1 (predefined by Y1_ST1)
04h	4	Y1_4	0b	
U4n	3	Y1_3	0b	
	2	Y1_2	0b	
	1	Y1_1	1b	
	0	Y1_0	0b	
05h	7:3	XCSEL	0Ah	Crystal Load Capacitor Selection (8) $00h \rightarrow 0 \text{ pF}$ $01h \rightarrow 1 \text{ pF}$ $02h \rightarrow 2 \text{ pF}$ $14h\text{-to-1Fh} \rightarrow 20 \text{ pF}$
	2:0		0b	Reserved – do not write other than 0
001-	7:1	BCOUNT	40h	7-Bit Byte Count (defines the number of bytes which is sent from this device at the next Block Read transfer); all bytes have to be read out to correctly finish the read cycle.)
06h	0	EEWRITE	0b	Initiate EEPROM Write  Cycle <sup>(4) (9)</sup> 0- no EEPROM write cycle  1 - start EEPROM write cycle (internal configuration register is saved to the EEPROM)
07h-0Fh		_	0h	Unused address range

- (7) These are the bits of the Control Terminal Register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C1, C2) has to be used to achieve the best clock performance. External capacitors must be used only to finely adjust C<sub>L</sub> by a few pF's. The value of C<sub>L</sub> can be programmed with a resolution of 1 pF for a crystal load range of 0 pF to 20 pF. For C<sub>L</sub> > 20 pF, use additional external capacitors. Also, the value of the device input capacitance has to be considered which always adds 1.5 pF (6 pF//2 pF) to the selected C<sub>L</sub>. For more information about VCXO configuration and crystal recommendation, see VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).
- (9) Note: The EEPROM WRITE bit must be sent last. This ensures that the content of all internal registers are stored in the EEPROM. The EEWRITE cycle is initiated with the rising edge of the EEWRITE bit. A static level high does not trigger an EEPROM WRITE cycle. The EEWRITE bit has to be reset to low after the programming is completed. The programming status can be monitored by reading out EEPIP. If EELOCK is set to high, no EEPROM programming is possible.

## Table 10. PLL1 Configuration Register

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION
	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC Selection (Modulation Amount) (4)
10h	4:2 SSC1_6 [2:0] 000b	Down Center		
	1:0	SSC1_5 [2:1]	0006	000 (off) 000 (off) 001 – 0.25% 001 ± 0.25%
	7 SSC1_5 [0]	000b	$010 - 0.5\%$ $010 \pm 0.5\%$	
116	6:4	SSC1_4 [2:0]	000b	011 - 0.75% 011 ± 0.75% 100 - 1.0% 100 ± 1.0%
11h	3:1	SSC1_3 [2:0]	000b	101 – 1.25% 101 ± 1.25%
	0	SSC1_2 [2]	000b	110 – 1.5% 111 – 2.0% 111 ± 2.0%
	7:6	SSC1_2 [1:0]	0000	
12h	5:3	SSC1_1 [2:0]	000b	
	2:0	SSC1_0 [2:0]	000b	

- (1) Writing data beyond 40h may adversely affect device function.
- (2) All data is transferred MSB-first.
- (3) Unless a custom setting is used
- (4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.

Copyright © 2010–2016, Texas Instruments Incorporated



# Table 10. PLL1 Configuration Register (continued)

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION
	7	FS1_7	0b	FS1_x: PLL1 Frequency Selection <sup>(4)</sup>
	6	FS1_6	0b	0 – f <sub>VCO1 0</sub> (predefined by PLL1_0 – Multiplier/Divider value)
	5	FS1_5	0b	1 – f <sub>VCO1_1</sub> (predefined by PLL1_1 – Multiplier/Divider value)
	4	FS1_4	0b	
13h	3	FS1_3	0b	
	2	FS1_2	0b	
	1	FS1_1	0b	
	0	FS1_0	0b	
	7	MUX1	1b	PLL1 Multiplexer: 0 - PLL1 1 - PLL1 Bypass (PLL1 is in power down)
	6	M2	1b	Output Y2 Multiplexer: 0 - Pdiv1 1 - Pdiv2
14h	5:4	М3	10b	Output Y3 Multiplexer:  00 - Pdiv1-Divider 01 - Pdiv2-Divider 10 - Pdiv3-Divider 11 - reserved
	3:2	Y2Y3_ST1	11b	00 - Y2/Y3 disabled to 3-State (PLL1 is in power down)
	1:0	Y2Y3_ST0	01b	Y2, Y3- State0/1definition: 01 – Y2/Y3 disabled to 3-State 10–Y2/Y3 disabled to low 11 – Y2/Y3 enabled
	7	Y2Y3 7	0b	Y2Y3_x Output State Selection <sup>(4)</sup>
	6	Y2Y3_6	0b	0 – state0 (predefined by Y2Y3_ST0)
	5	Y2Y3 5	0b	1 – state1 (predefined by Y2Y3_ST1)
	4	Y2Y3 4	0b	
15h	3	Y2Y3_3	0b	
	2	Y2Y3_2	0b	
	1	Y2Y3_1	1b	
	0	Y2Y3_0	0b	
	7	SSC1DC	0b	PLL1 SSC down/center selection: 0 – down 1 – center
16h	6:0	Pdiv2	01h	7-Bit Y2-Output-Divider Pdiv2: 0 – reset and stand-by 1-to-127 is divider value
	7		0b	Reserved – do not write others than 0
17h	6:0	Pdiv3	01h	7-Bit Y3-Output-Divider Pdiv3: 0 – reset and stand-by 1-to-127 is divider value
18h	7:0	PLL1_0N [11:4]	0	PLL1_0: 30-Bit Multiplier/Divider value for frequency f <sub>VCO1_0</sub>
	7:4	PLL1_0N [3:0]	004h	(for more information, see <i>PLL Multiplier or Divider Definition</i> ).
19h	3:0	PLL1_0R [8:5]		
	7:3	PLL1_0R[4:0]	000h	
1Ah	2:0	PLL1_0Q [5:3]		
	7:5	PLL1_0Q [2:0]	10h	
	4:2	PLL1_0P [2:0]	010b	
1Bh	1:0	VCO1_0_RANGE	00b	$ \begin{array}{c} f_{VCO1\_0} \text{ range selection:} & 00 - f_{VCO1\_0} < 125 \text{ MHz} \\ 01 - 125 \text{ MHz} \leq f_{VCO1\_0} < 150 \text{ MHz} \\ 10 - 150 \text{ MHz} \leq f_{VCO1\_0} < 175 \text{ MHz} \\ 11 - f_{VCO1\_0} \geq 175 \text{ MHz} \\ \end{array} $
1Ch	7:0	PLL1_1N [11:4]	05.11	PLL1_1: 30-Bit Multiplier/Divider value for frequency f <sub>VCO1_1</sub>
457	7:4	PLL1_1N [3:0]	004h	(for more information, see <i>PLL Multiplier or Divider Definition</i> ).
1Dh	3:0	PLL1_1R [8:5]	2001	
.=:	7:3	PLL1_1R[4:0]	000h	
1Eh	2:0	PLL1_1Q [5:3]	4	
	7:5	PLL1_1Q [2:0]	10h	
	4:2	PLL1_1P [2:0]	010b	
1Fh	1:0	VCO1_1_RANGE	00b	

Submit Documentation Feedback

Copyright © 2010–2016, Texas Instruments Incorporated



## **Table 11. PLL2 Configuration Register**

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION
	7:5	SSC2_7 [2:0]	000b	SSC2: PLL2 SSC Selection (Modulation Amount) (4)
20h	4:2	SSC2_6 [2:0]	000b	Down Center
	1:0	SSC2_5 [2:1]		000 (off) 000 (off) 001 – 0.25% 001 ± 0.25%
	7	SSC2_5 [0]	000b	$010 - 0.5\%$ $010 \pm 0.5\%$
	6:4	SSC2_4 [2:0]	000b	$ \begin{array}{ccc} 011 - 0.75\% & 011 \pm 0.75\% \\ 100 - 1.0\% & 100 \pm 1.0\% \end{array} $
21h	3:1	SSC2_3 [2:0]	000b	101 – 1.25% 101 ± 1.25%
	0	SSC2_2 [2]	2001	110 – 1.5% 110 ± 1.5% 111 – 2.0% 111 ± 2.0%
	7:6	SSC2_2 [1:0]	000b	111 21070
22h	5:3	SSC2_1 [2:0]	000b	
	2:0	SSC2_0 [2:0]	000b	
	7	FS2_7	0b	FS2_x: PLL2 Frequency Selection <sup>(4)</sup>
	6	FS2_6	0b	0 – f <sub>VCO2_0</sub> (predefined by PLL2_0 – Multiplier/Divider value)
	5	FS2_5	0b	1 – f <sub>VCO2_1</sub> (predefined by PLL2_1 – Multiplier/Divider value)
201	4	FS2_4	0b	
23h	3	FS2_3	0b	
	2	FS2_2	0b	
	1	FS2_1	0b	
	0	FS2_0	0b	
	7	MUX2	1b	PLL2 Multiplexer: 0 – PLL2 1 – PLL2 Bypass (PLL2 is in power down)
	6	M4	1b	Output Y4 Multiplexer: 0 – Pdiv2 1 – Pdiv4
24h	5:4	M5	10b	Output Y5 Multiplexer: 00 – Pdiv2-Divider 01 – Pdiv4-Divider 10 – Pdiv5-Divider 11 – reserved
	3:2	Y4Y5_ST1	11b	Y4, Y5- 00 – Y4/Y5 disabled to 3-State (PLL2 is in power down)
	1:0	Y4Y5_ST0	01b	State0/1definition: 01 – Y4/Y5 disabled to 3-State 10–Y4/Y5 disabled to low 11 – Y4/Y5 enabled
	7	Y4Y5_7	0b	Y4Y5_x Output State Selection <sup>(4)</sup>
	6	Y4Y5_6	0b	0 – state0 (predefined by Y4Y5_ST0)
	5	Y4Y5_5	0b	1 – state1 (predefined by Y4Y5_ST1)
051	4	Y4Y5_4	0b	
25h	3	Y4Y5_3	0b	
	2	Y4Y5_2	0b	
	1	Y4Y5_1	1b	
	0	Y4Y5_0	0b	
26h	7	SSC2DC	Ob	PLL2 SSC down/center selection: 0 – down 1 – center
	6:0	Pdiv4	01h	7-Bit Y4-Output-Divider Pdiv4: 0 – reset and stand-by 1-to-127 – divider value
275	7	_	0b	Reserved – do not write others than 0
27h	6:0	Pdiv5	01h	7-Bit Y5-Output-Divider Pdiv5: 0 – reset and stand-by 1-to-127 – divider value

<sup>(1)</sup> Writing data beyond 40h may adversely affect device function.

<sup>(2)</sup> All data is transferred MSB-first.

<sup>(3)</sup> Unless a custom setting is used

<sup>(4)</sup> The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.



## Table 11. PLL2 Configuration Register (continued)

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION				
28h	7:0	PLL2_0N [11:4	004h	PLL2_0: 30-Bit Multiplier/Divider value for frequency f <sub>VCO2_0</sub>				
201-	7:4	PLL2_0N [3:0]	00411	(for more information, see <i>PLL Multiplier or Divider Definition</i> ).				
29h	3:0	PLL2_0R [8:5]	000h					
0.45	7:3	PLL2_0R[4:0]	uuun					
2Ah	2:0	PLL2_0Q [5:3]	10h					
	7:5	PLL2_0Q [2:0]	10h					
	4:2	PLL2_0P [2:0]	010b					
2Bh	1:0	VCO2_0_RANGE	00b	$ f_{VCO2\_0} \text{ range selection:} & 00 - f_{VCO2\_0} < 125 \text{ MHz} \\ 01 - 125 \text{ MHz} ≤ f_{VCO2\_0} < 150 \text{ MHz} \\ 10 - 150 \text{ MHz} ≤ f_{VCO2\_0} < 175 \text{ MHz} \\ 11 - f_{VCO2\_0} ≥ 175 \text{ MHz} $				
2Ch	7:0	PLL2_1N [11:4]	004h	PLL2_1: 30-Bit Multiplier/Divider value for frequency f <sub>VCO2_1</sub>				
2Dh	7:4	PLL2_1N [3:0]	00411	(for more information, see <i>PLL Multiplier or Divider Definition</i> ).				
ZDN	3:0	PLL2_1R [8:5]	000h					
2Eh	7:3	PLL2_1R[4:0]	00011					
ZEN	2:0	PLL2_1Q [5:3]	10h					
	7:5	PLL2_1Q [2:0]	TON					
	4:2	PLL2_1P [2:0]	010b					
2Fh	1:0	VCO2_1_RANGE	00b	$\begin{array}{ll} f_{VCO2\_1} \text{ range selection:} & 00 - f_{VCO2\_1} < 125 \text{ MHz} \\ 01 - 125 \text{ MHz} \le f_{VCO2\_1} < 150 \text{ MHz} \\ 10 - 150 \text{ MHz} \le f_{VCO2\_1} < 175 \text{ MHz} \\ 11 - f_{VCO2\_1} \ge 175 \text{ MHz} \end{array}$				

## **Table 12. PLL3 Configuration Register**

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION				
	7:5	SSC3_7 [2:0]	000b	SSC3: PLL3 SSC Selection (Modulation Amount) <sup>(4)</sup>				
30h	4:2	SSC3_6 [2:0]	000b	Down Center				
	1:0	SSC3_5 [2:1]	000b	000 (off) 000 (off) 001 – 0.25% 001 ± 0.25%				
	7	SSC3_5 [0]	0000	$010 - 0.5\%$ $010 \pm 0.5\%$				
31h	6:4	SSC3_4 [2:0]	000b	011 - 0.75% 011 ± 0.75% 100 - 1.0% 100 ± 1.0%				
3111	3:1	SSC3_3 [2:0]	000b	101 – 1.25% 101 ± 1.25%				
	0	SSC3_2 [2]	000b	110 – 1.5% 111 – 2.0% 111 ± 2.0%				
	7:6	SSC3_2 [1:0]	doob					
32h	5:3	SSC3_1 [2:0]	000b					
	2:0	SSC3_0 [2:0]	000b					
	7	FS3_7	0b	FS3_x: PLL3 Frequency Selection <sup>(4)</sup>				
	6	FS3_6	0b	0 – f <sub>VCO3_0</sub> (predefined by PLL3_0 – Multiplier/Divider value)				
	5	FS3_5	0b	1 – f <sub>VCO3_1</sub> (predefined by PLL3_1 – Multiplier/Divider value)				
33h	4	FS3_4	0b					
3311	3	FS3_3	0b					
	2	FS3_2	0b					
	1	FS3_1	0b					
	0	FS3_0	0b					

- (1) Writing data beyond 40h may affect device function.
- (2) All data is transferred MSB-first.
- (3) Unless a custom setting is used

(4) These are the bits of the *Control Terminal Register*. The user can pre-define up to eight different control settings. At normal device operation, these setting can be selected by the external control pins, S0, S1, and S2.

Submit Documentation Feedback

Copyright © 2010–2016, Texas Instruments Incorporated



# Table 12. PLL3 Configuration Register (continued)

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	_	DESCRIPTION
	7	MUX3	1b	PLL3 Multiplexer:	0 – PLL3
	,	WOXS	10	1 LL3 Multiplexer.	1 – PLL3 Bypass (PLL3 is in power down)
	6	M6	1b	Output Y6 Multiplexer:	0 – Pdiv4 1 – Pdiv6
34h	5:4	M7	10b	Output Y7 Multiplexer:	00 – Pdiv4-Divider 01 – Pdiv6-Divider 10 – Pdiv7-Divider 11 – reserved
	3:2	Y6Y7_ST1	11b	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	00 – Y6/Y7 disabled to 3-State and PLL3 power down
	1:0	Y6Y7_ST0	01b	Y6, Y7- State0/1definition:	01 – Y6/Y7 disabled to 3-State 10 –Y6/Y7 disabled to low 11 – Y6/Y7 enabled
	7	Y6Y7_7	0b	Y6Y7_x Output State Se	election <sup>(4)</sup>
	6	Y6Y7_6	0b		ined by Y6Y7_ST0)
	5	Y6Y7_5	0b	1 – state1 (predet	ined by Y6Y7_ST1)
35h	4	Y6Y7_4	0b		
3311	3	Y6Y7_3	0b		
	2	Y6Y7_2	0b		
	1	Y6Y7_1	1b		
	0	Y6Y7_0	0b		
36h	7	SSC3DC	0b	PLL3 SSC down/center	selection: 0 - down 1 - center
3611	6:0	Pdiv6	01h	7-Bit Y6-Output-Divider	Pdiv6: 0 – reset and stand-by 1-to-127 – divider value
37h	7	_	0b	Reserved – do not write	others than 0
3711	6:0	Pdiv7	01h	7-Bit Y7-Output-Divider	Pdiv7: 0 – reset and stand-by 1-to-127 – divider value
38h	7:0	PLL3_0N [11:4]	004h	PLL3_0: 30-Bit Multiplie	r/Divider value for frequency f <sub>VCO3_0</sub>
39h	7:4	PLL3_0N [3:0]	00411	(for more information, se	ee PLL Multiplier or Divider Definition).
3911	3:0	PLL3_0R [8:5]	000h		
3Ah	7:3	PLL3_0R[4:0]	00011		
3/11	2:0	PLL3_0Q [5:3]	10h		
	7:5	PLL3_0Q [2:0]	1011		
	4:2	PLL3_0P [2:0]	010b		
3Bh	1:0	VCO3_0_RANGE	00b	f <sub>VCO3_0</sub> range selection:	00 – $f_{VCO3_0}$ < 125 MHz 01 – 125 MHz ≤ $f_{VCO3_0}$ < 150 MHz 10 – 150 MHz ≤ $f_{VCO3_0}$ < 175 MHz 11 – $f_{VCO3_0}$ ≥ 175 MHz
3Ch	7:0	PLL3_1N [11:4]	0041		r/Divider value for frequency f <sub>VCO3_1</sub>
op.	7:4	PLL3_1N [3:0]	004h	(for more information, se	ee PLL Multiplier or Divider Definition).
3Dh	3:0	PLL3_1R [8:5]	0001		
٥٢٠	7:3	PLL3_1R[4:0]	000h		
3Eh	2:0	PLL3_1Q [5:3]	401	1	
	7:5	PLL3_1Q [2:0]	10h		
	4:2	PLL3_1P [2:0]	010b		
3Fh	1:0	VCO3_1_RANGE	00b	f <sub>VCO3_1</sub> range selection:	00 − $f_{VCO3\_1}$ < 125 MHz 01 − 125 MHz ≤ $f_{VCO3\_1}$ < 150 MHz 10 − 150 MHz ≤ $f_{VCO3\_1}$ < 175 MHz 11 − $f_{VCO3\_1}$ ≥ 175 MHz



## 11 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 11.1 Application Information

The CDCE937-Q1 device is an easy-to-use, high-performance, programmable CMOS clock synthesizer which can be used as a crystal buffer, clock synthesizer with separate output supply pin. The CDCE937-Q1 device features an on-chip loop filter and spread-spectrum modulation. Programming can be done through the I<sup>2</sup>C interface, or previously saved settings can be loaded from on-chip EEPROM. The pins S0, S1, and S2 can be programmed as control pins to select various output settings. This section shows some examples of using the CDCE937-Q1 device in various applications.

#### 11.2 Typical Application

Figure 14 shows the use of the CDCE937-Q1 device in an infotainment system, such as in head unit or telematics applications, using a 1.8-V single supply. Note that bypass capacitors are not shown in this schematic.




Figure 14. Single-Chip Solution Using a CDCE937-Q1 Device for Generating Clocking Frequencies




#### 11.2.1 Design Requirements

The CDCE937-Q1 device supports spread-spectrum clocking (SSC) with multiple control parameters:

- Modulation amount (%)
- Modulation frequency (>20 kHz)
- Modulation shape (triangular, hershey, and others)
- Center spread or down spread (± or –)

For sample calculations of PLL constants, see PLL Multiplier or Divider Definition.







Figure 15. Modulation Frequency (fm) and Modulation Amount

#### 11.2.2 Detailed Design Procedure

#### 11.2.2.1 Spread-Spectrum Clock (SSC)

Spread-spectrum modulation is a method to spread emitted energy over a larger bandwidth. In clocking, spread spectrum can reduce electromagnetic interference (EMI) by reducing the level of emission from clock distribution network.



CDCS502 with a 25-MHz Crystal, FS = 1,  $f_{OUT}$  = 100 MHz, and 0%, ±0.5, ±1%, and ±2% SSC

Figure 16. Comparison Between Typical Clock Power Spectrum and Spread-Spectrum Clock



Spread spectrum clocking can be used to help reduce EMI to meet design specifications. For example, a specified EMI threshold of 55 dB/mV would require ±1% spread spectrum clocking to meet this requirement.

#### 11.2.2.2 PLL Multiplier or Divider Definition

At a given input frequency ( $f_{IN}$ ), the output frequency ( $f_{OUT}$ ) of the CDCEx937-Q1 can be calculated with Equation 1.

$$f_{OUT} = \frac{f_{IN}}{Pdiv} x \frac{N}{M}$$

where

- M (1 to 511) and N (1 to 4095) are the multiplier/divide values of the PLL
- Pdiv (1 to 127) is the output divider

The target VCO frequency ( $f_{VCO}$ ) of each PLL can be calculated with Equation 2.

$$f_{VCO} = f_{IN} \times \frac{N}{M} \tag{2}$$

The PLL internally operates as fractional divider and requires the following multiplier and divider settings:

Ν

$$P = 4 - int \left( log_2 \frac{N}{M} \right) \left[ if \ P < 0 \ then \ P = 0 \right]$$

$$Q = int \left( \frac{N'}{M} \right)$$

$$R = N' - M \times Q$$

where

$$N' = N \times 2^{P}$$
  
 $N \ge M$   
100 MHz <  $f_{VCO} > 200$  MHz

#### **Example:**

for 
$$f_{\text{IN}} = 27$$
 MHz; M = 1; N = 4; Pdiv = 2; for  $f_{\text{IN}} = 27$  MHz; M = 2; N = 11; Pdiv = 2;  $\rightarrow$   $f_{\text{OUT}} = 54$  MHz  $\rightarrow$   $f_{\text{OUT}} = 74.25$  MHz  $\rightarrow$   $f_{\text{VCO}} = 108$  MHz  $\rightarrow$   $f_{\text{VCO}} = 148.50$  MHz  $\rightarrow$  P = 4 - int(log<sub>2</sub>4) = 4 - 2 = 2  $\rightarrow$  N' = 4 × 2<sup>2</sup> = 16  $\rightarrow$  N' = 11 × 2<sup>2</sup> = 44  $\rightarrow$  Q = int(16) = 16  $\rightarrow$  Q = int(22) = 22  $\rightarrow$  R = 44 - 44 = 0

The values for P, Q, R, and N' is automatically calculated when using TI Pro-Clock™ software.

#### 11.2.2.3 Crystal Oscillator Start-Up

When the CDCE937-Q1 or CDCEL937-Q1 device is used as a crystal buffer, crystal oscillator start-up dominates the start-up time compared to the internal PLL lock time. The following diagram shows the oscillator start-up sequence for a 27-MHz crystal input with an 8-pF load. The start-up time for the crystal is on the order of approximately 250 µs compared to approximately 10 µs of lock time. In general, lock time is an order of magnitude less compared to the crystal start-up time.






Figure 17. Crystal Oscillator Start-Up vs PLL Lock Time

#### 11.2.2.4 Frequency Adjustment With Crystal Oscillator Pulling

The frequency for the CDCE937-Q1 or CDCEL937-Q1 device is adjusted for media and other applications with the VCXO control input  $V_{ctr}$ . If a PWM-modulated signal is used as a control signal for the VCXO, an external filter is required.




Figure 18. Frequency Adjustment Using PWM Input to the VCXO Control

## 11.2.2.5 Unused Inputs and Outputs

If VCXO-pulling functionality is not required,  $V_{ctr}$  must be left floating. All other unused inputs must be set to GND. Unused outputs must be left floating.

If one output block is not used, TI recommends disabling it. However, TI recommends providing a supply for all output blocks, even if they are disabled.

## 11.2.2.6 Switching Between XO and VCXO Mode


When the CDCEx937-Q1 device is in the crystal-oscillator or VCXO configuration, the internal capacitors require different internal capacitance. The following steps are recommended to switch to VCXO mode when the configuration for the on-chip capacitor is still set for XO mode. To center the output frequency to 0 ppm:

- 1. While in XO mode, put  $V_{ctr} = V_{DD} / 2$
- 2. Switch from XO mode to VCXO mode
- 3. Program the internal capacitors to obtain 0 ppm at the output.



#### 11.2.3 Application Curves

Figure 19, Figure 20, Figure 21, and Figure 22 show CDCE937-Q1 measurements with the SSC feature enabled. Device configuration: 27-MHz input, 27-MHz output.



# 12 Power Supply Recommendations

There is no restriction on the power-up sequence. In case  $V_{DDOUT}$  is applied first, TI recommends grounding  $V_{DD}$ . In case  $V_{DDOUT}$  is powered while  $V_{DD}$  is floating, there is a risk of high current flowing on the  $V_{DDOUT}$  pins.

The device has a power-up control that is connected to the 1.8-V supply. This keeps the whole device disabled until the 1.8-V supply reaches a sufficient voltage level. Then the device switches on all internal components, including the outputs. If a 3.3-V  $V_{DDOUT}$  is available before the 1.8-V, the outputs stay disabled until the 1.8-V supply has reached a certain level.

8 Submit Documentation Feedback

Copyright © 2010–2016, Texas Instruments Incorporated



## 13 Layout

#### 13.1 Layout Guidelines

When the CDCEx937-Q1 device is used as a crystal buffer, any parasitics across the crystal affect the pulling range of the VCXO. Therefore, take care in placing the crystal units on the board. Crystals must be placed as close to the device as possible, ensuring that the routing lines from the crystal terminals to Xin and Xout have the same length.

If possible, cut out both ground plane and power plane under the area where the crystal and the routing to the device are placed. In this area, always avoid routing any other signal line, as it could be a source of noise coupling.

Additional discrete capacitors can be required to meet the load capacitance specification of certain crystals. For example, a 10.7-pF load capacitor is not fully programmable on the chip, because the internal capacitor can range from 0 pF to 20 pF with steps of 1 pF. Therefore, the 0.7-pF capacitor can be discretely added on top of an internal 10 pF.

To minimize the inductive influence of the trace, TI recommends placing this small capacitor as close to the device as possible and symmetrically with respect to Xin and Xout.

Figure 23 shows a conceptual layout detailing recommended placement of power-supply bypass capacitors. For component-side mounting, use 0402 body-size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane.

#### 13.2 Layout Example




Figure 23. CDCE937-Q1 Layout Example



## 14 Device and Documentation Support

#### 14.1 Documentation Support

#### 14.1.1 Related Documentation

For related documentation see the following:

- CDCE(L)9xx and CDCEx06 Programming Evaluation Module (SCAU026)
- VCXO Application Guideline for CDCE(L)9xx Family (SCAA085)
- General I2C/EEPROM Usage for the CDCE(L)9xx Family (SCAA104)
- Crystal Or Crystal Oscillator Replacement with Silicon Devices (SNAA217)
- Troubleshooting <sup>P</sup>C Bus Protocol (SCAA106)
- Usage of l<sup>2</sup>C<sup>™</sup> for CDCE(L)949, CDCE(L)937, CDCE(L)925, CDCE(L)913 (SCAA105)
- Generating Low Phase-Noise Clocks for Audio Data Converters from Low Frequency Word Clock (SCAA088)

#### 14.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 13. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
CDCE937-Q1	Click here	Click here	Click here	Click here	Click here
CDCEL937-Q1	Click here	Click here	Click here	Click here	Click here

## 14.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 14.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 14.5 Trademarks

DaVinci, OMAP, Pro-Clock, E2E are trademarks of Texas Instruments.

Bluetooth is a trademark of Bluetooth SIG.

Ethernet is a trademark of Xerox Corporattion.

All other trademarks are the property of their respective owners.

#### 14.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



## 14.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2010–2016, Texas Instruments Incorporated



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCE937QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CDCE937Q	Samples
CDCEL937QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEL937Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF CDCE937-Q1, CDCEL937-Q1:

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE937QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
CDCEL937QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 3-Jun-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE937QPWRQ1	TSSOP	PW	20	2000	356.0	356.0	35.0
CDCEL937QPWRQ1	TSSOP	PW	20	2000	356.0	356.0	35.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated